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Rapid advances in device scaling have led to correspondingly faster transistor 
switching times. This benefit, however, is increasingly being offset by the resistance-
capacitance (RC) delays of the interconnects at sub-micrometer dimensions, unless 
new materials with lower R and C values are used in place of the traditional Al and 
SiO2. Reduction in metal resistance by up to 40% has been achieved by the 
introduction of Cu as the metal of choice for high-performance interconnects. To 
provide lower parasitic capacitance, low-dielectric constant (low-k) materials must be 
used. In this thesis, we investigate the electrical properties and reliability of a 
promising low-k carbon-doped silicon oxide (SiOCH). A new technique, in-situ fourier 
transform infrared spectroscopy (FTIRS) was developed to provide new insights into 
the field-induced dielectric breakdown phenomena. 
Integrated low-k dielectrics have generally low breakdown strengths and high 
leakage currents. The integration of SiOCH in the conventional Cu damascene 
structure (without hardmask) introduces bulk traps in the SiOCH and this causes high 
leakage between interconnect lines. The traps are found to be due to the chemical-
mechanical polishing (CMP) process during fabrication. Software-based simulations 
using TSUPREM IV and MEDICI show that enhanced electric field occurs at the 
metal corners (i.e. the CMP interface) and this is the cause of premature dielectric 
breakdown in voltage-ramp studies. 
To circumvent this electrical reliability problem, a remnant hardmask (known as 
the buried capping layer or BCL) is implemented. We demonstrate that a thin 100- 
BCL reduces leakage by ~ 1 order of magnitude and suppresses the traps generation in 
SiOCH while having negligible impact on the overall k-value of the inter-metal 
ii 
dielectric (IMD) stack. More importantly, in time-dependent dielectric breakdown 
(TDDB) studies, the 100- BCL is able to extend the lifetime beyond 10 years when 
extrapolated to the operating conditions of 0.5 MV/cm and 105 °C. A thicker (800-) 
BCL, however, significantly degrades the k-value of the stack and, interestingly, has 
the lowest extrapolated lifetime. TEM analyses and simulation using ANSYS 6.1 
confirm that the physics and mechanisms of TDDB failure are distinctively different 
for structures with and without BCL. Without a BCL, Cu+ drift along the poor capping 
layer/SiOCH interface is the origin of failure. With a 100-Å BCL, the main Cu+ drift 
pathway is through the Ta barrier, while the thick 800-Å BCL initiates Ta barrier 
rupture due to heightened thermomechanical stress and causes rapid Cu+ drift through 
the BCL itself. The BCL is, undeservedly, a neglected factor in reliability engineering. 
For porous ultralow-k dielectrics in particular (which will almost certainly require a 
hardmask in the fabrication process), the BCL can have serious implications in the 




I would like to acknowledge the financial support of A*STAR, without which the 
opportunity for graduate studies would have remained a dream. 
I would also like to thank A/Prof Yoo Won Jong and Dr Ahila Krishnamoorthy, 
who painstakingly provided me with invaluable guidance and encouragement, and to 
Dr Guo Qiang, who introduced me to the wonderful world of Cu interconnects. I am 
also extremely grateful to Drs Chen Xiantong, Yu Mingbin, Li Hong Yu, Tsang Chi 
Fo, Chen Yuwen, Cheng Cheng-Kuo, Jeffrey Su, Lu Dong, Ramana Murthy and Babu 
Narayanan, who were ever-willing to teach me the finer aspects of backend processes 
and characterization, and to A/Prof Samudra Ganesh, Dr Gao Wenyu, Cao Yu and 
Anish Priyadarshi for their help and advice in the simulation works. 
Many thanks to the excellent team of IME cleanroom staff—Yuan Yijing, Foo 
Tai Hean, Leong Yew Wing, Mark Lam, Patrick Yew, Wang Shurui, Wong Laiyin, 
Catherine Li, Shirley Koh, Pauline Lau, He Xin, Lu Peiwei, Chew Keit Aik, 
Maybeline Ang, Samuel Lim, Chang Chang Kuo and Xie Jielin—for their kind 
assistance. My gratitude also goes to Huang Ning Yang, Nigel Lim and Mary Claire 
Micaller for their support in the Qualitau and electrical test machines, Xing Zhenxiang 
for the FTIRS experiments and Tang Leijun for the TEM works. 
Special thanks to fellow students, Anand Vairagar, Ngwan Voon Cheng, Chong 
Shu Yuin, Jimmy Cheng, Chen Zhe, Tan Hwa Jin and Zhou Qiaoer, with whom I share 
endless hours of discussion, chatter and ginger beer. 
Last but not least, to my dear wife, Siew Chen, the love of my life. Thanks for 
believing in me. 
iv 
Table of Contents 
 
Abstract ....................................................................................................................... i 
Acknowledgements.................................................................................................... iii 
Table of Contents ....................................................................................................... iv 
List of Tables ............................................................................................................ vii 
List of Figures..........................................................................................................viii 
List of Symbols........................................................................................................ xvi 
List of Abbreviations .............................................................................................. xvii 
1. Introduction......................................................................................................... 1 
1.1 Historical Perspective of Interconnects ........................................................ 1 
1.2 Interconnect Material Requirements ............................................................ 3 
1.3 Reliability Challenges.................................................................................. 6 
1.4 Scope of Thesis ........................................................................................... 9 
References ............................................................................................................ 12 
2. Characterization of Interconnect Thin Film ....................................................... 17 
2.1 Introduction............................................................................................... 17 
2.2 Experimental Setup.................................................................................... 19 
2.3 Electrical Characterization......................................................................... 21 
2.4 In-situ Fourier Transform Infrared Spectroscopy ....................................... 23 
2.5 Conclusion ................................................................................................ 30 
References ............................................................................................................ 32 
3. Electrical Characterization of Cu Damascene Structures.................................... 36 
3.1 Introduction............................................................................................... 36 
3.2 Experimental Setup.................................................................................... 37 
v 
3.3 Results and Discussion .............................................................................. 40 
3.4 Conclusion ................................................................................................ 48 
References ............................................................................................................ 50 
4. Electrical Improvements using Buried Capping Layer ....................................... 53 
4.1 Introduction............................................................................................... 53 
4.2 Electric Field Distribution in Interconnect Structures ................................. 54 
4.3 Experimental Setup.................................................................................... 60 
4.4 Results and Discussion .............................................................................. 61 
4.5 Conclusion ................................................................................................ 66 
References ............................................................................................................ 68 
5. Origin of Traps in Integrated Cu Damascene Structures..................................... 70 
5.1 Introduction............................................................................................... 70 
5.2 Experimental Setup.................................................................................... 72 
5.3 Results and Discussion .............................................................................. 73 
5.4 Conclusion ................................................................................................ 80 
References ............................................................................................................ 81 
6. Time-dependent Dielectric Breakdown of Cu Damascene Structures................. 84 
6.1 Introduction............................................................................................... 84 
6.2 TDDB Models ........................................................................................... 86 
6.3 TDDB Degradation in Cu Interconnects .................................................... 88 
6.4 Experimental Setup.................................................................................... 90 
6.5 Results and Discussion .............................................................................. 92 
6.6 Failure Analysis......................................................................................... 94 
6.7 Conclusion ................................................................................................ 99 
References .......................................................................................................... 100 
vi 
7. Towards the Future: Porous, Ultralow-k Dielectrics......................................... 105 
7.1 Introduction............................................................................................. 105 
7.2 Chemical Characterization....................................................................... 107 
7.3 Leakage Current Mechanisms.................................................................. 112 
7.4 Dielectric Breakdown .............................................................................. 118 
7.5 Conclusion .............................................................................................. 121 
References .......................................................................................................... 122 
8. Charge-Trapping as Revealed by Electrostatic Force Microscopy.................... 125 
8.1 Introduction............................................................................................. 125 
8.2 EFM Principles........................................................................................ 126 
8.3 Experimental Setup.................................................................................. 127 
8.4 Results and Discussion ............................................................................ 128 
8.5 Conclusion .............................................................................................. 132 
References .......................................................................................................... 133 
9. Summary and Future Work.............................................................................. 135 
9.1 Summary................................................................................................. 135 
9.2 Future Work ............................................................................................ 137 
A. In-situ FTIR Spectroscopy............................................................................... 139 
A.1 Introduction............................................................................................. 139 
A.2 Experimental Setup.................................................................................. 141 
A.3 Results and Discussion ............................................................................ 142 
A.4 Conclusion .............................................................................................. 147 
References .......................................................................................................... 149 
 
vii 
List of Tables 
 
Table 1.1. Requirement for local wiring pitch (Source: International Technology 
Roadmap for Semiconductors, 2003 Edition)....................................................... 4 
Table 2.1. FTIR peak assignments of bonds and integrated peak areas under non-
excited (0 V) and excited (25 and 50 V) conditions. =stretching, =bending, 
=rocking, a=anti-symmetric and s=symmetric. ‘Me’ refers to the methyl group, 
CH3. .................................................................................................................. 24 
Table 5.1. Relative concentration of elements in SiOCH (as-deposited, after PRS and 
after CMP) as detected by AES. ........................................................................ 75 
Table 5.2. Relative concentration of elements in SiOCH (as-deposited, after PRS and 
after CMP) as detected by XPS.......................................................................... 75 
Table 6.1. Reliability parameters of Cu/SiOCH structures, derived using the E model.
.......................................................................................................................... 94 
Table 6.2. Thermo-mechanical properties of thin films in a Cu/SiOCH IMD stack. ... 97 
Table 6.3. Cu+ drift pathways in Cu/SiOCH structures with and without BCL........... 99 
Table 7.1. Summary of deconvoluted XPS peak assignments and parameters for the 
LK and ULK films. (FWHM = full-width half-maximum.).............................. 112 
Table A.1. FTIR peak assignments. =stretching, =bending, =rocking, 
a=antisymmetric and s=symmetric. ‘Me’ refers to the methyl group, CH3........ 144 
Table A.2. Typical bond strengths of diatomic molecules (Ref.13).......................... 146 
viii 
List of Figures 
 
Figure 1.1.  Signal propagation delay due to interconnects and transistor gate. At sub-
micrometer range, benefits of decreased gate length are offset by RC delays of 
interconnects [7].................................................................................................. 2 
Figure 1.2. Number of metal levels in logic circuits as projected by ITRS 1997-2003. 
Requirement for higher number of metal levels increasing as technology 
advances.............................................................................................................. 8 
Figure 1.3. Year-on-year increase in total interconnect length and current density, as 
predicted by the ITRS 2003. ................................................................................ 8 
Figure 1.4. Rate of implementation of low-k dielectrics (represented by slope of 
straight lines) as projected by ITRS 1997-2003. Dielectric reliability issues have 
forced the rate of implementation to ease tremendously. ...................................... 9 
Figure 2.1. Schematic diagram of SiOCH, showing the incorporated methyl (CH3) 
groups disrupting the backbone tetrahedral structure of SiO4. ............................ 19 
Figure 2.2. Schematic diagram of experimental setup (as simulated using MEDICI) 
showing electric field lines penetrating the bulk of the SiOCH film under test. .. 20 
Figure 2.3. Plot showing dominance of Schottky emission in as-deposited SiOCH film. 
Absence of Poole-Frenkel emission indicates negligible bulk traps in as-deposited 
SiOCH. [Inset: Curve of leakage current as a function of electric field.] ............ 21 
Figure 2.4. Schematic band diagram of Shottky emission, whereby the electron from 
the metal electrode overcomes the potential barrier at the metal/dielectric 
interface and gets injected into the dielectric...................................................... 22 
ix 
Figure 2.5. FTIR spectra of SiOCH film when excited by an applied bias of: (a) 0 V 
(pre-stress); (b) 25 V; (c) 50 V and (d) 0 V (post-stress). The wavenumber region 
1250-650 cm-1 becomes increasingly distorted at higher electric fields. ............. 23 
Figure 2.6. Deconvoluted FTIR spectra of SiOCH film in the region 1300-950 cm-1, 
when excited by: (a) 0 V (pre-stress); (b) 25 V and (c) 50 V. Peak centered at 
1272 cm-1 remains unchanged while those in the region 1250-950 cm-1 are 
increasingly affected at high fields..................................................................... 26 
Figure 2.7. Two-dimensional model of (a) SiO4, and (b) SiO3C tetrahedrons. F 
represents repulsive force between bonding electron-pairs. ................................ 27 
Figure 2.8. Deconvoluted FTIR spectra of SiOCH film in the wavenumber region 950-
650 cm-1, when excited by: (a) 0 V (pre-stress); (b) 25 V and (c) 50 V............... 28 
Figure 2.9. Integrated peak area of Si-O-Si bond vibrations. External field causes peak 
areas of bonds with angles > 144° and < 144° to increase at the expense of those 
with angles ~ 144°. Total peak area remains constant. ....................................... 29 
Figure 2.10. Percolation model of dielectric breakdown [8]....................................... 30 
Figure 3.1. (a) Top-view schematic and (b) TEM cross-section of interdigitated Cu 
damascene structures. ........................................................................................ 38 
Figure 3.2. SEM image of a wiring plane on an experimental 64kb SRAM chip [14].39 
Figure 3.3. Cross-sectional micrograph of the Cu/SiOCH interdigitated combs. ........ 39 
Figure 3.4. Schematic cross section of metal-insulator-metal (MIM) capacitor with 
SiOCH as dielectric. .......................................................................................... 40 
Figure 3.5. Plot of leakage current density as a function of applied electric field in the 
Cu/SiOCH interdigitated comb structure. .......................................................... 42 
Figure 3.6. Plot of ln(J) vs E1/2 showing good fit with Schottky emission model from 
0.2 to 1.4 MV/cm. ............................................................................................. 42 
x 
Figure 3.7. ln(J/E) versus E1/2 characteristics showing Poole-Frenkel emission beyond 
1.4 MV/cm. ....................................................................................................... 43 
Figure 3.8. Schematic band diagram of Poole-Frenkel emission, whereby electrons in 
the dielectric bulk traps gain sufficient energy to be excited to the conduction 
band. ................................................................................................................. 45 
Figure 3.9. Plot of ln(J/E2) vs 1/E showing Fowler-Nordheim tunneling prior to 
dielectric breakdown. ........................................................................................ 46 
Figure 3.10. Schematic band diagram of Fowler-Nordheim tunneling, whereby 
electrons tunnel through the triangular barrier.................................................... 47 
Figure 3.11. Leakage current curve for Cu/SiOCH interdigitated comb structure 
showing Schottky and Poole-Frenkel emission regimes at various temperatures.48 
Figure 4.1. Intra-layer (a) potential and (b) electric field distributions in Cu damascene 
structures........................................................................................................... 55 
Figure 4.2. Electric field at metal corners of Cu damascene structures increases 
drastically with scaling towards deep sub-micron technology nodes (metal width 
= 0.24 µm). ....................................................................................................... 56 
Figure 4.3. Inter-layer (a) potential and (b) electric field distributions in Cu damascene 
structures........................................................................................................... 56 
Figure 4.4. Distribution of (a) potential and (b) electric field in interdigitated comb 
structures (top view). ......................................................................................... 57 
Figure 4.5. Focused ion beam (FIB) images of Cu/SiOCH damascene structures, 
showing (a) non-ideal trench etching with sloping sidewalls, and (b) under-CMP 
condition, resulting in metal corner-rounding. ................................................... 58 
Figure 4.6. XTEM images of interdigitated Cu/SiOCH comb structures: (a) without 
BCL; (b) with BCL incorporated beneath the SiC capping layer. ....................... 59 
xi 
Figure 4.7. Electric field distribution (1 V bias) near CMP interface of Cu damascene 
structures: (a) with 100-Å BCL, SiOCH is shielded from peak electric field; (b) 
without BCL, SiOCH is subjected to peak electric field..................................... 60 
Figure 4.8. Interconnect integration schemes: (a) without hardmask in conventional 
structures; (b) with hardmask (which eventually becomes the buried capping layer 
after CMP and passivation)................................................................................ 62 
Figure 4.9. Leakage current density (at 25 °C) reduced by ~ 1 order of magnitude using 
either 100 Å or 800 Å BCL. .............................................................................. 63 
Figure 4.10. Breakdown field of Cu damascene structures easily improved by factor of 
1.5 (25 ºC) to 2.0 (150 ºC) using a 100 Å BCL, with marginal improvement 
yielded by the thicker 800 Å BCL. .................................................................... 64 
Figure 4.11. With BCL, dominant leakage mechanism in comb structures is Schottky 
emission up to breakdown field. Absence of Poole-Frenkel emission indicates 
successful suppression of process-related traps generation in SiOCH................. 64 
Figure 4.12. Parasitic capacitance of Cu damascene structures (without BCL). 
Capacitance remains relatively invariant with temperature for all metal line 
spacings investigated. ........................................................................................ 65 
Figure 4.13. Effect of BCL on parasitic capacitance of Cu damascene structures with 
various metal spacings. Capacitance increases marginally by 1-4 % with a 100 Å 
BCL and unacceptably by 10-15 % with a 800 Å BCL. ..................................... 66 
Figure 5.1. Possible process-related damages in conventional Cu/SiOCH damascene 
structures, where (i) represents plasma etch damage, (ii) represents PRS plasma 
damage and (iii) represents damage due to CMP mechanical down-force and 
slurry penetration............................................................................................... 71 
xii 
Figure 5.2. Auger electron spectra of SiOCH films. (a) As-deposited; (b) after PRS, 
and (c) after CMP.............................................................................................. 74 
Figure 5.3. Overlaid narrow scan spectra (XPS) on C1s peak for SiOCH: as-deposited, 
after PRS and after CMP. .................................................................................. 76 
Figure 5.4. Overlaid narrow scan spectra (XPS) on Si2p peak for SiOCH: as-deposited, 
after PRS and after CMP. .................................................................................. 76 
Figure 5.5. Overlaid narrow scan spectra (XPS) on O1s peak for SiOCH: as-deposited, 
after PRS and after CMP. .................................................................................. 77 
Figure 5.6. FTIR spectra of SiOCH films. (a) As-deposited; (b) after PRS, and (c) after 
CMP.................................................................................................................. 77 
Figure 5.7. Deconvoluted FTIR spectra of SiOCH films in wavenumber region 1300-
700 cm-1. (a) As-deposited; (b) after PRS, and (c) after CMP............................. 79 
Figure 6.1. (a) Cu+ in a periodic potential well without external electrical bias; (b) Cu+ 
in a periodic potential well under the influence of external electric field, E........ 90 
Figure 6.2. Test setup for package-level TDDB, showing a diced-to-size wafer 
attached and wire-bonded to the 24-pin ceramic package................................... 92 
Figure 6.3. (a) TDDB field-acceleration factors; (b) activation energies of Cu/SiOCH 
structures with and without BCL, according to the E model............................... 93 
Figure 6.4. XTEM images of Cu/SiOCH structures after TDDB failure. (a) Without 
BCL, Cu drifts through Ta barrier into bulk SiOCH and along poor capping 
layer/SiOCH interface; (b) with 100-Å BCL, Cu drift pathway is primarily 
through Ta barrier into bulk SiOCH; (c) with 800-Å BCL, Ta barrier next to BCL 
ruptures, facilitating Cu drift through BCL as well as bulk SiOCH. ................... 96 
xiii 
Figure 6.5. Finite element analyses. (a) Without BCL, build-up of stress occurs at 
metal corners; (b) stress penetration into 100-Å BCL is negligible (enlarged 
view); (c) with 800-Å BCL, significant stress penetration into BCL occurs. ...... 98 
Figure 7.1. Chemical structure (basic unit) of the LK polymer [5-8]. ....................... 106 
Figure 7.2. FTIR spectra of LK and ULK films, showing similarity in chemical 
bonding structures. .......................................................................................... 108 
Figure 7.3. XPS narrow scan spectra on C1s peak for (a) LK and (b) ULK films. Both 
exhibits presence of the aromatic ring structure as well as carbon in the aliphatic 
and aldehyde/ketone states............................................................................... 110 
Figure 7.4. XPS narrow scan spectra on O1s peak for (a) LK and (b) ULK films, 
showing the oxygen bonded primarily in ether and aldehyde/ketone groups. ... 111 
Figure 7.5. Comparison of leakage currents and breakdown fields of LK and ULK 
films. ULK exhibits lower leakage current density and breakdown strength..... 114 
Figure 7.6. Plot of ln(J) as a function of E1/2 for LK, showing good fit with Schottky 
emission characteristics up to breakdown field. ............................................... 115 
Figure 7.7. ln(J) versus E1/2 curve for ULK, showing Schottky emission characteristics 
at low fields..................................................................................................... 116 
Figure 7.8. ln(J/E) versus E1/2 curve for ULK, showing Poole-Frenkel emission and 
hence the presence of bulk dielectric traps. ...................................................... 116 
Figure 7.9. Plot of J as a function of E2 for ULK, showing space-charge-limited 
conduction at high fields prior to dielectric breakdown.................................... 117 
Figure 7.10. Simplified schematic diagram of equally-spaced pores of infinite 
longitudinal length embedded in host matrix (LK). D is the electric displacement, 
LK and p are the respective permittivities of the LK and pores, dLK is the distance 
between alternate pores and dp is the pore thickness. ....................................... 119 
xiv 
Figure 7.11. MEDICI simulation of enhanced electric fields in nanometer pores of 
ULK. Pore diameter = 10 nm........................................................................... 120 
Figure 7.12. Simulated field enhancement distribution in and around single pore 
(diameter = 10 nm) in ULK. A field enhancement factor of 1.35 occurs from pore 
center to pore wall. .......................................................................................... 121 
Figure 8.1. Principles of EFM: (1) Surface topography measured on first scan; (2) 
Cantilever lifted to defined scan height, and (3) Cantilever follows stored surface 
topography at the lift height above sample while responding to electric influences 
on second scan. ............................................................................................... 127 
Figure 8.2. EFM images of LK: (a) before charging, and (b) after charging. No charge 
retention observed. .......................................................................................... 129 
Figure 8.3. EFM images of ULK: (a) before charging; (b) after charging, first 
acquisition, and (c) after charging, second acquisition. Localized charge retention 
observed.......................................................................................................... 130 
Figure 8.4. EFM images of p-MSQ: (a) before charging and (b) after charging. No 
charge retention observed. ............................................................................... 131 
Figure A.1. Structural forms of p-MSQ: (a) ladder; (b) cage; (c) random. ‘R’ refers to 
the methyl group, CH3. .................................................................................... 140 
Figure A.2. Schematic diagram of experimental setup (as simulated using MEDICI) 
showing electric field lines penetrating the bulk of the p-MSQ film under test. 141 
Figure A.3. FTIR spectra of p-MSQ film when bias was ramped from (a) 0 V, through 
(b) 16 V to (c) 30 V and back to (d) 0 V. Spectra in regions 1250-950 and 900-
700 cm-1 become increasingly convoluted with applied bias. ........................... 142 
Figure A.4. Deconvoluted FTIR peaks in the region 1250-950 cm-1 with (a) 0 V; (b) 30 
V applied across the electrodes. ....................................................................... 143 
xv 
Figure A.5. Deconvoluted FTIR peaks in the region 900-650 cm-1 with (a) 0 V; (b) 30 
V applied across the electrodes. ....................................................................... 144 
 
xvi 
List of Symbols 
 
A* Richardson constant 
D Dielectric thickness 
E Electric field 
Ebd Dielectric (breakdown) strength 
 Reduced Planck’s constant 
J Current density (A/cm2) 
K Dielectric constant 
kB Boltzmann constant 
m* Effective mass 
Q Electronic charge 
T Temperature (K) 
V Voltage 
i Dielectric constant 
 Carrier mobility 









AES Auger electron spectroscopy 
AFM Atomic force microscopy 
ASIC Application-specific integrated circuit 
BCL Buried capping layer 
BEOL Back-end-of-line 
C-AFM Conductive atomic force microscope 
CMOS Complementary metal oxide semiconductor 
CTE Coefficient of thermal expansion 
CVD Chemical vapor deposition 
DMDMOS Dimethyldimethoxysilane 
DRAM Dynamic random access memory 
ECP Electrochemical plating 
EFM Electrostatic force microscopy 
ESD Electrostatic discharge 
FIB Focused ion beam 
FSG Fluorinated silicate glass 
FTIR Fourier transform infrared 
GOI Gate oxide integrity 
HSQ Silsesquioxane 
IC Integrated circuit 
ILD Inter-layer dielectric 
xviii 
IMD Inter-metal dielectric 
ITRS International Technology Roadmap for Semiconductors 
JEDEC Joint Electron Device Engineering Council 
MIM Metal-insulator-metal 
MIS Metal-insulator-silicon 
MPU Microprocessor unit 
MSQ Methyl-silsesquioxane 
NTRS National Technology Roadmap for Semiconductors 
OMCTS Octamethylcyclotetrasiloxane 
PECVD Plasma-enhanced chemical vapor deposition 
p-MSQ Porous methyl-silsesquioxane 
PVD Physical vapor deposition 
RC Resistance-capacitance 
SCLC Space-charge-limited conduction 
SEM Secondary electron microscopy 
SiOCH Carbon-doped silicon oxide 
SPM Scanning Probe Microscopy 
SSQ Silsesquioxane 
TEM Transmission electron microscopy 
TF Time-to-failure 
TMCTS Tetramethylcyclotetrasiloxane 
ULSI Ultra-large scale integrated circult 
USG Undoped silicate glass 
XPS X-ray photoelectron spectroscopy 






“What many seem to be missing is that the keystone problem we face in the 
pursuit of Moore’s Law is that we are already at the point in state-of-the-art 
logic at which IC final performance is no longer determined by the transistor, 
but by the interconnect.” [1] 
Alexander E. Braun, Senior Editor 
Semiconductor International, vol. 26, no .10, p. 19 (2003) 
 
 
1.1 Historical Perspective of Interconnects 
 
Interconnect technology has become a critical core technology for ultra-large scale 
integrated circuit (ULSI) technologies in microprocessor units (MPUs), dynamic 
random access memories (DRAMs), and application-specific integrated circuits 
(ASICs). The monolithic integrated circuit (IC) device, pioneered by Robert Noyce 
[2,3] and Jack Kilby [4] in the late 1950s and early 1960s, required the processing of 
interconnecting wires in parallel with the circuits [5]. Initial interconnect systems were 
typically fabricated with one level of pure Al wiring, with small additions of Si or Cu 
for improved electrical reliability. In the period up to the early 1990s, multilevel metals 
2 
(up to 4 levels of interconnects) had to be implemented to meet the various processing 
and design options of the IC engineer. For the design rules in that timeframe (1-5 m), 
interconnect delays were typically smaller than device switching times (at 50 MHz) 
and could generally be ignored in the device design [6]. 
In the last decade, however, rapid advances in lithography had made possible the 
reduction in feature sizes well below 1 m. Density continued to follow Moore’s Law 
(i.e. transistors per chip doubling every 18 months), with a corresponding 
improvement in performance. As device scaling improves with each technology 
generation, signal propagation delay, crosstalk noise and power dissipation in 
interconnects are increasingly becoming limiting factors in overall circuit performance. 
Figure 1.1 shows that reduction in transistor gate lengths results in correspondingly 
faster transistor switching times [7]. As dimensions are scaled to sub-micrometer 
range, however, the benefits of the decreased gate length are offset by the signal run-
time, i.e. resistance-capacitance (RC) delays of the interconnects, unless new materials 
with lower R and C are used in place of the traditional Al and SiO2. 
  
Figure 1.1.  Signal propagation delay due to interconnects and 
transistor gate. At sub-micrometer range, benefits of decreased 
gate length are offset by RC delays of interconnects [7]. 
3 
1.2 Interconnect Material Requirements 
 
The relationship for the RC delay in interconnects can be derived from a simple first-

















  (1.1) 
where 
 is the metal resistivity; 
o the vacuum permittivity; 
k the relative dielectric constant; 
P the interconnect pitch; 
T the metal thickness, and 
L the line length. 
Based on this equation, increased signal speeds in interconnects can be obtained in 
three ways: 
(i) changing the layout and/or the ratio of width to thickness of the metal 
lines, 
(ii) decreasing the specific resistance  of the interconnect metal, and 
(iii) decreasing the dielectric constant of the insulating material. 
However, several chip geometry drivers (i.e. conventional approaches to decrease P 
and T) are forcing RC delay to increase. Besides, increasing system complexity and die 
sizes are driving up L as well [8]. With the demand for ever decreasing wiring pitch as 
shown in Table 1.1 [9], the decreasing signal delay due to reduced gate lengths is 
expected to be overcome by RC delay unless new interconnect materials (with lower R 
and C values) are introduced [10]. 
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Table 1.1. Requirement for local wiring pitch (Source: 
International Technology Roadmap for Semiconductors, 
2003 Edition) 
 









Recently, reduction in metal lead resistance by 40% relative to Al was achieved 
by the introduction of Cu as the metal of choice for high-performance interconnects 
[11]. To reduce the intra- and inter-level parasitic capacitances between metal lines, 
low-dielectric constant (low-k) inter-layer dielectrics (ILDs) must be used in place of 
the conventional SiO2 which has a k-value of 3.9-4.0 [12]. Materials such as 
flourinated SiO2 (FSG) and silsesquioxane (HSQ) have already been implemented due 
to their lower k-values of 3.3 to 3.6. However, in order to keep pace with gate scaling 
beyond the 0.18 µm technology node, even lower-k dielectrics (k < 3.0) are required. 
Several candidates with dielectric constants in the 2.6-2.9 range include both chemical 
vapor deposited (CVD), silica-based ILDs and spin-on organic polymers [13-14]. For 
dielectric constants below 2.0, the only viable alternative involves the introduction of 
porosity which causes a decrease in film density due to formation of voids filled with 
air (kair ~ 1.01) [15]. 
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Besides signal delay, power consumption is another major concern for 
interconnects. There are 2 elements contributing to power consumption [10]. One is 
the dynamic power, given by: 
P = 	CfV2 (1.2) 
where 
P is the power consumption; 
	 the wire activity (i.e. when the wire is transferring a signal); 
f the frequency; 
V the power supply voltage, and 
C the effective capacitance. 
The effective capacitance C is represented by: 
inputwireoutput CCCC   (1.3) 
which describes the output and input capacitances of the transistors as well as the 
capacitance introduced by the wire. Dynamic power is dissipated whenever a signal is 
propagated. Ever-increasing operating frequencies and higher packing densities have 
lead to a dramatic increase in dynamic power consumption and this is increasingly 
becoming a problem as power density in chips approaches 100 W/cm2 [16]. Although 
decreasing the supply voltage has helped marginally, power consumption is still 
largely driven by capacitance. The need to reduce power consumption is therefore 
another compelling factor for the implementation of low-k materials. The other 
component of power consumption is static power, which is related to the leakage 
current between interconnect wires. Low leakage is therefore another important 
requirement for the inter-metal dielectric material. 
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1.3 Reliability Challenges 
 
The development of Cu metallization with low-k materials was widely anticipated—
the 1997 National Technology Roadmap for Semiconductors (NTRS) already specified 
the implementation of low-k ILD with dielectric constants of 2.0-2.5 by 2001 [17]. 
However, this was not achieved and the technology roadmap was revised in 1999 with 
effective dielectric constants between 2.7 and 3.5 to be implemented in 2001 for the 
180-nm technology node [18]. In 2000, IBM announced the development of Cu 
interconnects with SiLK [19], a dielectric resin (developed by Dow Chemical 
Company) with a dielectric constant of 2.7 [20]. However, it was only during the third 
annual SiLKnet Alliance Summit, held from April 28 to May 1, 2003, did IBM finally 
present results showing the viability of an enhanced version of SiLK (Version D) as a 
suitable low-k dielectric resin [21]. To date, the commercialization of SiLK (now 
Version J) has yet to materialize. 
The delay in low-k ILD implementation is largely attributed to the many 
integration challenges associated with the damascene interconnects structures. Besides 
having low dielectric constants, candidate ILDs must satisfy a plethora of diverse 
requirements, including high thermal and mechanical stability, low electrical leakage, 
high dielectric strength, good adhesion to other interconnect materials, process 
compatibility, low moisture absorption and low manufacturing cost [13,22]. In 
addition, several critical reliability issues such as electromigration, stress migration 
and time-dependent dielectric breakdown (TDDB) still need to be adequately 
addressed. 
It has taken the semiconductor industry three decades to accumulate enough 
experience to understand and implement Al interconnects. In comparison, Cu 
interconnects are relative newcomers which are not as well understood, either in 
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integration or reliability issues [23]. The reliability challenges have been exacerbated, 
in part, by the ever-increasing demand for higher metal levels to achieve clock 
frequency targets [24]. Figure 1.2 shows the number of metal levels in logic circuits as 
projected by the ITRS since 1997 [10,17,18,25]. With each revision of the ITRS, a 
higher number of metal levels is required with increased urgency. The total 
interconnect length and current density are also expected to increase year-on-year 
(Figure 1.3), in line with device scaling [9]. These expectations place huge demands on 
back-end-of-line (BEOL) process and integration technologies. 
Until 2001, the semiconductor industry was still optimistic about the 
implementation of low-k ILDs, as reflected in the ITRS 2001 [25]: 
“Although copper-containing chips were introduced in 1998 with silicon 
dioxide insulators, the lowering of insulator dielectric constant predicted by 
the ITRS is now firmly on track. Fluorine doped silicon dioxide (k = 3.7) 
was introduced at the 180 nm technology node and there will undoubtedly 
be insulating materials with k = 2.6–3.0 introduced at the 130 nm node.” 
By 2003, a mere two years later, the industry was forced to postpone (again) the 
transition to low-k ILDs and ease the rate of implementation drastically (Figure 1.4). 
Undoubtedly, the reliability challenges, as reported in the ITRS 2003 [9], have 
eventually taken its toll: 
“Although copper-containing chips were introduced in 1998 with silicon 
dioxide insulators, the lowering of insulator dielectric constant predicted by 
the ITRS has been problematic. The reliability and yield issues associated 
with integration of these materials with dual-Damascene copper processing 
proved to be more challenging than predicted. Fluorine doped silicon 
dioxide (k = 3.7) was introduced at the 180 nm technology node, however 
8 




Figure 1.2. Number of metal levels in logic circuits as projected 
by ITRS 1997-2003. Requirement for higher number of metal 
levels increasing as technology advances. 
 
 
Figure 1.3. Year-on-year increase in total interconnect length 
and current density, as predicted by the ITRS 2003. 
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Figure 1.4. Rate of implementation of low-k dielectrics 
(represented by slope of straight lines) as projected by ITRS 
1997-2003. Dielectric reliability issues have forced the rate of 
implementation to ease tremendously. 
 
1.4 Scope of Thesis 
 
In this thesis, we focus on three important aspects of electrical reliability: leakage 
current, dielectric strength and TDDB. Historically, these issues have received little 
attention due to substantial inter-metal dielectric (IMD) thickness and low operating 
field [26]. However, local electric fields in the IMDs have now reached 0.5 MV/cm; 
with the expected CMOS voltage to be pinned at ~ 1V, the rise in electric field will 
continue to worsen with device scaling [27]. In addition, the local interconnects (which 
are the first few levels of wirings closest to active devices) now constitute 90% of all 
interconnects [28-32]. With the introduction of Cu and low-k dielectric materials as 
well as the rapid scaling of local inter-wire dimensions to deep submicron levels, inter-
wire leakage, dielectric breakdown and TDDB have now become urgent reliability 
issues [27,33-41]. 
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The main IMD in our investigation is a carbon-doped silicon oxide (SiOCH)* 
deposited by plasma-enhanced chemical vapor deposition (PECVD). This amorphous 
material, which comprises of Si, C, O and H, is also described by different names, 
including SiCOH, silicon-oxicarbides and organosilicate glass. Various precursors 
such as trimethylsilane (3MS), tetramethylsilane (4MS), DMDMOS 
dimethyldimethoxysilane (DMDMOS), tetramethylcyclotetrasiloxane (TMCTS) and  
octamethylcyclotetrasiloxane (OMCTS) can be used for deposition. In our 
experiments, we use 3MS in a mixture with O2 for the deposition of the SiOCH. 
We begin by conducting fundamental studies and characterization of the SiOCH 
thin film in order to understand and isolate any inherent electrical performance and 
reliability issues (Chapter 2). Of particular interests are the leakage current, dielectric 
breakdown and mechanisms of electrical conduction which are indicative of the 
intrinsic electrical stability and reliability of the materials. In addition, we develop a 
new technique—in-situ fourier transform infrared spectroscopy (FTIRS)—to provide a 
fundamental understanding of the field-induced chemical bond degradation during 
dielectric breakdown. Details of the technique are available in Appendix A. 
Electrical characterization is then extended to integrated Cu damascene structures 
(Chapter 3). Due to process-related damages and structural (geometrical) limitations, 
integrated dielectrics are expected to be adversely affected. With the aid of simulation 
softwares TSUPREM IV and MEDICI, these limitations (in terms of enhanced electric 
fields at metal corners) are identified and a possible solution in the form of a buried 
capping layer (BCL) implemented to improve the overall performance and reliability 
without any significant degradation in the effective k-value of the IMD stack (Chapter 
4). The process-related damages resulting from the photoresist strip (PRS) and 
                                               
*
 The material is known as Black Diamond™ from Applied Materials 
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chemical-mechanical polishing (CMP) steps are investigated in detail in Chapter 5. 
The study on BCL culminates in the package-level TDDB characterization of 
integrated structures and failure analysis using transmission electron microscopy 
(TEM) and the finite-element analysis software, ANSYS 6.1 (Chapter 6). For the first 
time, the distinctive failure mechanisms of structures with and without BCL are 
identified. We shall demonstrate that structural improvement using a thin BCL is, 
hitherto, a neglected but potentially promising technique to alleviate the current 
implementation delays of advanced interconnects. 
In Chapters 7 and 8, we shall look towards the future and investigate the 
precursors of premature dielectric breakdown and charge-trapping when nanometer 
pores are introduced into the low-k materials to reduce the effective k-value below 2.4. 
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2 
2. Characterization of 
Interconnect Thin Film 
 
 
“The origin of the leakage currents [in SSQ based, silica-based, and polymer 
dielectrics] has not been studied in enough detail. More insight needs to be 
gained into the conduction mechanism and breakdown mechanism in low-k 
dielectrics.” [1] 
K. Maex et al. 





Electrical characterization of thin films is instrumental in the achievement of high 
yield and reliability in ICs. For example, current-voltage measurements are used by 
nearly all semiconductor fabs to monitor gate oxide integrity (GOI). In addition, the 
dielectric strength Ebd, defined as the ratio of the breakdown voltage and the dielectric 
thickness [2], is considered to be one of the major indicative properties representing 
the ability of the material to withstand high electric fields. For interconnects, electrical 
characterization of low-k dielectrics is rapidly gaining importance due to device 
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miniaturization which places huge demands on dielectric integrity. Leakage current 
and electrical breakdown of the dielectrics are therefore two important factors for 
reliability considerations and require careful assessment. 
Although extensive work has been done to study the breakdown kinetics of 
dielectrics, a definitive mechanism has yet to be established. Nonetheless, it is 
generally accepted that dielectric breakdown is a consequence of a degradation phase 
during which defects are generated in the dielectric [3]. This is an extremely local 
phenomenon [4] which occurs in areas of the order of 10-13 to 10-12 cm2. 
The last property makes analysis of the breakdown mechanism difficult. Recent 
attempts have been made to investigate dielectric degradation and breakdown in the 
nanometer range using the conductive atomic force microscope (C-AFM) [5-7]. 
However, the information collected is electrical (current) in nature and such a scanning 
probe microscopy technique is unable to provide insight into the disturbance of 
chemical bonds during the degradation phase, which is an important aspect of the 
thermochemical E model [8-13]. 
In this chapter, we characterize the electrical and chemical properties of the low-
k SiOCH film and use the technique of in-situ fourier transform infrared spectroscopy 
(FTIRS)† to determine the effect of electric field on chemical bond degradation of 
SiOCH. The findings have the potential to provide new insights into the mechanisms 




                                               
†
 This technique was first developed using porous methyl-silsesquioxane (p-MSQ) as test vehicle. For a 
detailed description of the proof-of-concept, please refer to Appendix A. 
19 
2.2 Experimental Setup 
 
SiOCH films of 5 k thickness were deposited by PECVD on p-Si substrate in a radio 
frequency (13.56 MHz) reactor, using trimethylsilane, SiH(CH3)3 as precursor and 
with a wafer pedestal temperature maintained at 350 ºC. SiOCH essentially consists of 
terminating methyl (CH3) groups that partially disrupt the ordered tetrahedral 
backbone structure of the silica network, as schematically shown in Figure 2.1. This 
bonding configuration yields fairly dense structures with high chemical and thermal 
stability. Doping with C by introducing the CH3 groups effectively lowers the k-value 
by increasing the interatomic distances (“free volume”) of silica [14]: from 1.5097 Å 
for Si-O to 1.857 Å for Si-CH3 [15]. 
 
 
Figure 2.1. Schematic diagram of SiOCH, showing the 
incorporated methyl (CH3) groups disrupting the backbone 
tetrahedral structure of SiO4. 
 
Leakage current (up to dielectric breakdown) and dielectric constant 
(capacitance-voltage) measurements were conducted using the Solid State 
Measurements 495 Mercury Probe System in ambient air at room temperature. For in-
situ FTIRS, the Nicolet 760 FTIR spectrometer (attached with the Nic-Plan 
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microscope and MCT/A IR detector) was used. Two silver electrodes spaced ~ 500 µm 
apart were deposited on the SiOCH film. One of the electrodes was grounded while 
electrical bias was applied to the other, such that fringing fields penetrated the 
dielectric between them. The infrared beam was focused in-between the electrodes and 
FTIRS conducted in ambient air at room temperature. An aperture was used to limit 
the focused IR beam size to a diameter of 100 m. Data was collected in transmission 
mode with the angle of incidence at 90° to the plane of the film surface. The electrical 
bias was applied incrementally at 5 V per step, with the FTIRS conducted at every step 
and the same position, up to 50 V. The electrical bias was then removed and a final 
FTIRS conducted to determine the post-stress effects (if any) on the chemical bonds of 
the dielectric. A schematic diagram of the in-situ FTIRS setup is shown in Figure 2.2. 
 
 
Figure 2.2. Schematic diagram of experimental setup (as 
simulated using MEDICI) showing electric field lines 






2.3 Electrical Characterization 
 
 
The intrinsic electrical breakdown and leakage current characteristics of dielectrics are 
predominantly determined by the conduction mechanisms. Figure 2.3 shows the 
leakage current curve of the SiOCH film obtained in accumulation mode on p-Si 


















where J denotes the current density, A* the Richardson constant, T the absolute 
temperature, q the electronic charge, B the potential barrier at the metal/dielectric 




Figure 2.3. Plot showing dominance of Schottky emission in 
as-deposited SiOCH film. Absence of Poole-Frenkel emission 
indicates negligible bulk traps in as-deposited SiOCH. [Inset: 
Curve of leakage current as a function of electric field.] 
























From the slope of the curve, a k-value of 2.95 was obtained. This value is close to 
those in the range of 2.7-2.9 obtained using the mercury probe capacitance-voltage (C-
V) measurements. Schottky emission is therefore the dominant conduction mechanism 
in as-deposited SiOCH film, whereby electrical bias excites electrons from the metal 
into the dielectric by climbing over the potential barrier at the metal/dielectric 
interface. This is schematically shown in Figure 2.4. 
 
 
Figure 2.4. Schematic band diagram of Shottky emission, 
whereby the electron from the metal electrode overcomes the 
potential barrier at the metal/dielectric interface and gets 
injected into the dielectric. 
 
The absence of traps-related mechanisms such as Poole-Frenkel emission and 
space-charge-limited conduction (SCLC) [16] shows that as-deposited SiOCH has 
intrinsically negligible bulk traps—this is an important reliability indicator. 
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2.4 In-situ Fourier Transform Infrared Spectroscopy 
 
Figure 2.5 shows the FTIR spectra as the bias was incrementally increased from 0 V 
(pre-stress) to 50 V and then to 0 V (post-stress). The spectra consist of several sharp 
absorptions consistent with a well-defined molecular structure. No significant 
differences in the spectra are observed for the pre- and post-stress conditions, as shown 
in Figure 2.5(a) and (d) respectively. This indicates that the applied electric field (~ 1 
kV/cm at maximum) was too weak to cause any permanent bond breakage and the 
collected data was not adulterated by contaminations (such as diffused silver from the 
electrodes) during the experiment. In addition, no peaks related to Si-OH vibrations 
appear, indicating that hydrolysis of the Si-O-Si bonds (due to reaction with ambient 
water vapor) was negligible. 
 
 
Figure 2.5. FTIR spectra of SiOCH film when excited by an 
applied bias of: (a) 0 V (pre-stress); (b) 25 V; (c) 50 V and 
(d) 0 V (post-stress). The wavenumber region 1250-650 cm-1 
becomes increasingly distorted at higher electric fields. 
 
24 
At heightened electric fields, however, as shown in Figure 2.5(b) and (c), the 
spectra in the wavenumber region of 1250-650 cm-1 become increasingly distorted. 
Peak intensity for a particular vibration is directly proportional to the square of the rate 
of change in dipole moment with respect to bond distance [16]. Therefore, the field-
induced perturbation of chemical bonds is evident. On the other hand, the peaks 
centered at 2973 and 1272 cm-1, which correspond respectively to asymmetric 
stretching and symmetric bending of C-H bonds in CH3 groups attached to Si [18-23], 
remain unchanged in terms of peak areas and intensities. This clearly shows that 
external electric field has a negligible effect on the terminating CH3 groups. To 
facilitate the discussion that follows, the detailed FTIR peak assignments and 
deconvoluted areas are summarized in Table 2.1 for easy reference. 
 
Table 2.1. FTIR peak assignments of bonds and integrated peak areas under non-
excited (0 V) and excited (25 and 50 V) conditions. =stretching, =bending, 
=rocking, a=anti-symmetric and s=symmetric. ‘Me’ refers to the methyl group, CH3. 















2973 0.259  2973 0.271  2973 0.248  a C-H3 (sp3 CH3) 
1272 0.81  1272 0.80  1272 0.82  s C-H3 (SiMe1-3) 
1155 5.46  1148 6.48  1146 6.40  a Si-O-Si (angle > 144˚) 
1078 7.59  1083 4.41  1086 3.06  a Si-O-Si (angle ~ 144˚) 
1028 6.19  1031 8.19  1035 9.49  a Si-O-Si (angle < 144˚) 
893 0.13  893 0.19  891 0.28   Si-C, s CH3 (SiMe2) 
838 1.43  841 1.50  847 1.42   Si-C, a CH3 (SiMe3) 
805 0.37  806 0.47  807 0.26   Si-C, a CH3 (SiMe2) 
781 1.43  781 1.73  786 2.95   Si-C,  CH3 (SiMe1) 
 Si-C, s CH3 (SiMe3) 





Figure 2.6(a) shows the FTIR spectra in the wavenumber region 1300-950 cm-1 
without field excitation. The broad peak from 1250 to 950 cm-1 can be deconvoluted 
into three smaller peaks centered at 1155, 1078 and 1028 cm-1. These 3 peaks, with an 
integrated peak area ratio of 0.72:1.00:0.81, are attributed to asymmetric stretching of 
Si-O-Si bonds having bond angles > 144°, ~ 144° and < 144° respectively [18,24-26]. 
The bond angle deviation can be explained using the two-dimensional model of 
the SiO4 and SiO3C tetrahedrons [27], as illustrated in Figure 2.7. In dense 
stoichiometric thermal silicon oxides (SiO4) grown at temperatures > 1000 °C, the Si-
O-Si bond angle is ideally 144° [18]. This is because the outer electrons of Si are 
bound by the same atoms (O) and therefore the repulsive forces of F1, F2 and F3 are all 
equal, as shown in Figure 2.7(a). On the other hand, F1 is smaller than F2 and F3 in the 
SiO3C tetrahedron, as depicted in Figure 2.7(b). This is because the electronegativity 
of C (2.5) is lower than that of O (3.5) [28]; electrons in the Si-C bond are therefore 
located nearer to the Si atom, compared to those in the Si-O bonds. The result is a 
higher electron-pair repulsion away from the Si-C bond (F1 < F2 = F3) and 
consequently, Si-O-Si bond angles in the vicinity which are smaller and larger than 
144°. In other words, the space-occupying CH3 groups in SiOCH introduce strain to 
the backbone Si-O-Si tetrahedral structure by creating bond angle deviation from 144°. 
This strain is partly responsible for the inherently lower breakdown strength of SiOCH, 






Figure 2.6. Deconvoluted FTIR spectra of SiOCH film in the region 
1300-950 cm-1, when excited by: (a) 0 V (pre-stress); (b) 25 V and 
(c) 50 V. Peak centered at 1272 cm-1 remains unchanged while those 









Figure 2.7. Two-dimensional model of (a) SiO4, and (b) SiO3C 




Figure 2.8(a) shows the FTIR spectra in the region 950-650 cm-1 without field 
excitation. It consists of 4 peaks centered at 893, 837, 805 and 781 cm-1 which 
correspond to Si-C stretching and CH3 rocking in Si(CH3)1-3 [20-22,29-33]. In 
addition, a small peak centered at 722 cm-1 indicates some degree of symmetric 
stretching in the backbone Si-O-Si [18,34]. 
The effect of electric field on the chemical bonds of SiOCH can clearly be seen 
in Figure 2.6(b) and (c) as well as Figure 2.8(b) and (c). While the 4 deconvoluted 
peaks corresponding to Si-C stretching and CH3 rocking in Si(CH3)1-3 remain 
prevalent, the small peak at 722 cm-1 has evolved drastically into 2 larger peaks which 
correspond to intensified Si-O-Si symmetric stretching [18,24,34]. In addition, the 
integrated peak area of Si-O-Si bonds with angles ~ 144º has reduced drastically, while 
those having angles > 144º and < 144º have increased, as shown in Figure 2.9. The 
total peak area associated with the Si-O-Si bonds, however, remains constant. We can 
therefore deduce that the external electric field caused Si-O-Si bonds with angles ~ 
144º to skew towards the more unstable angles (>144º and < 144º), resulting in the 
exacerbation of strain in the Si-O-Si backbone structure and making the Si-O bond 

















Figure 2.8. Deconvoluted FTIR spectra of SiOCH film 
in the wavenumber region 950-650 cm-1, when excited 






Figure 2.9. Integrated peak area of Si-O-Si bond vibrations. 
External field causes peak areas of bonds with angles > 144° and 
< 144° to increase at the expense of those with angles ~ 144°. 
Total peak area remains constant. 
 
The experimental results provide molecular evidence for the degradation 
mechanism associated with dielectric breakdown in SiOCH. Under the 
thermochemical model [8-13], dipoles with a component anti-parallel to the externally 
applied field have a significantly higher energy compared to those parallel to the field. 
The dielectric is then under unstable thermodynamic equilibrium. If not for the 
constraining forces of the molecular structure, those dipoles oriented anti-parallel to 
the field would flip to the parallel state. However, unlike in the gaseous state, dipole 
flipping in the solid state is expected to occur at a relatively low rate and can occur 
only through bond breakage. If we perceive the dielectric as consisting of small 
“elements” each having a cell size of ao3 as shown in Figure 2.10, then as a molecular 
bond break, an associated defective (percolation) cell is generated. The electronic 
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wavefunction describing the defective cell is then assumed to be sufficient to permit 
wavefunction overlap with an adjacent defective cell, thus enabling electrical 
communication between them. Based on the weakest-link model, electrical breakdown 
occurs when a single column of defective cells connecting the metal electrodes is 
generated. When such a conducting path is formed, the electrical energy stored in the 
capacitor, ½CV2, discharges through this path, raising the local temperature, melting 
the material and eventually leading to a hard dielectric breakdown. 
 
 




From conduction mechanism modeling, we have shown that as-deposited SiOCH has 
intrinsically negligible bulk traps. Chemically, the incorporation of the terminating 
CH3 group creates an inherent strain in the Si-O-Si backbone structure. In-situ FTIRS 
shows that this strain is easily exacerbated by an external field and this is responsible 
for the lower dielectric breakdown strength, compared to thermal oxide. Although C-H 
has the lowest bond energy (338 kJ mol-1) and Si-O the highest (800 kJ mol-1) in 
SiOCH [35], the precursor of field-induced dielectric breakdown is the breakage of 
strained Si-O bonds with angles deviating from 144°, rather than the breakage of bonds 
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associated with the dopant (CH3) group. If we had relied solely on the bond energy 
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“Leakage current behavior should be intensively studied in subquarter-
micron interconnection devices since a relatively high electric field is 
produced even for a low applied operation field.” [1] 
M.-H. Jo and H.-H. Park 





Copper is a notoriously difficult material to etch. Although direct subtractive Cu etch 
technologies do exist, process temperatures above 210 °C are required and these are 
higher than the reticulation temperature of most commercially available organic 
photoresists [2-5]. These challenges necessitate the damascene (inlaid) approach 
(instead of the traditional subtractive approach for Al-based interconnects), whereby 
lines are etched into the IMD and subsequently filled with Cu. New integration 
processes are introduced, including plasma etching of the IMD and CMP (to remove 
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excess metal fill) which subject the IMD to new chemistries. As a result, the effective 
electrical properties of the integrated low-k dielectrics can drastically differ from those 
of the bulk materials. In fact, such integrated low-k materials are generally known to 
have high leakage currents (> 10-8 A/cm2 at 25 ºC) and low breakdown strengths (< 2 
MV/cm) [6]. With metal-to-metal spacing in interconnects rapidly approaching 0.1 
µm, leakage current and dielectric breakdown are fast becoming urgent reliability 
issues [6-10]. These are especially critical during electrostatic discharge events (ESD) 
which can cause extremely large transient currents to flow in an integrated chip. Such 
short term discharges can exceed 2000 V for durations of hundreds of nanoseconds and 
interconnects with features smaller than 0.25 m are increasingly becoming prone to 
ESD failures [11,12]. 
In this chapter, we shall characterize the leakage current and electrical 
breakdown of Cu/SiOCH damascene structures, and identify the process-related 
integration issues which affect the electrical reliability of the interconnect structures. 
This shall lay the groundwork for subsequent chapters whereby a solution (in the form 
of the buried capping layer or BCL) is implemented to alleviate these integration 
issues. 
 
3.2 Experimental Setup 
 
Experiments were conducted on interdigitated comb structures consisting of Cu lines 
of width 0.24 µm and spacing 0.22 µm, as shown in Figure 3.1(a) and (b). These 
structures are routinely used for qualification and engineering studies of IMD integrity 
in accordance with the standards [13] outlined by the Joint Electron Device 
Engineering Council (JEDEC). Although the comb structure possibly represents the 
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most aggressive wiring configuration in terms of intra-level electric fields, it is 
nonetheless a realistic implementation. For example, in 1990, IBM already reported on 
an “experimental” design for a 64kb SRAM chip [14] which utilized a similarly 
aggressive wiring configuration (Figure 3.2). 
The fabrication process of the comb structure commenced with 8 kÅ PECVD 
undoped silica glass (USG) on p-Si substrate, followed by 500 Å PECVD silicon 
carbide (SiC) as etch stop. A 5 kÅ SiOCH layer was then deposited by PECVD using 
trimethylsilane, SiH(CH3)3 as precursor. After trench patterning and etching, 250 Å Ta 
was deposited as Cu diffusion barrier using physical vapor deposition (PVD), followed 
by 1.5 kÅ seed PVD Cu. This is followed by trench filling with Cu by electrochemical 
plating (ECP) and annealing at 300 ºC in nitrogen ambient. Excess Cu and Ta were 
removed by chemical-mechanical polishing (CMP). A pad layer comprising 500 Å 
PECVD SiC and 3 kÅ USG was then deposited and opened at metal pads for probing. 
A cross-sectional transmission electron micrograph of the interdigitated combs is 







Figure 3.1. (a) Top-view schematic and (b) TEM cross-section of interdigitated 


















Figure 3.2. SEM image of a wiring plane on an 




Figure 3.3. Cross-sectional micrograph of the Cu/SiOCH 
interdigitated combs. 
 
Leakage current across the interdigitated combs (as a function of applied bias at 
25 °C and elevated temperatures) was measured using the HP4516A Precision 
Semiconductor Parameter Analyzer, from 0 V to breakdown at a voltage ramp rate of 
0.1 V/s. Breakdown field was defined as the field that caused a current increase of at 
least 1 order of magnitude over a voltage step of 0.1 V. To estimate the dielectric 
constant of SiOCH in the integrated Cu damascene structure, capacitance 








measurements using the HP 4285A Precision LCR meter were made on a parallel-plate 
(metal-insulator-metal) capacitor with a total capacitor area of 0.008 cm2. The 
dielectric comprised of 4 kÅ PECVD SiOCH stacked on 500 Å PECVD SiC, as shown 
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Figure 3.4. Schematic cross section of metal-insulator-metal 
(MIM) capacitor with SiOCH as dielectric. 
 
3.3 Results and Discussion 
 
Under a measurement frequency of 1 MHz, a mean effective capacitance of 52.9 pF 
corresponding to an effective dielectric constant of 2.99 was obtained for the parallel-
plate (MIM) capacitor. To estimate the dielectric constant of SiOCH, the parallel-plate 
capacitor was assumed to consist of two capacitors in series, one with SiOCH as 
dielectric and the other with SiC. With a dielectric constant of ~4.2 for SiC (measured 
using mercury probe), the k-value of the SiOCH in our investigation was calculated as 
2.87. 
41 
A typical J-E (current density versus electric field) curve for the Cu/SiOCH 
interspersed combs is shown in Figure 3.5. The non-characteristic oscillatory behavior 
below 0.2 MV/cm and inflexion point at 1.1 MV/cm indicate multiple conduction 
mechanisms dominating at different electric field regimes. To identify these 
conduction mechanisms, the J-E curve is modeled [15-19] in accordance with known 


















where J denotes the current density, A* the Richardson constant, T the absolute 
temperature, q the electronic charge, B the potential barrier at the metal/dielectric 
interface, E the electric field in the dielectric, i the dielectric constant and kB the 
Boltzmann constant. Plotting ln(J) as a function of E1/2 as shown in Figure 3.6, two 
linear regions were obtained, and from the slopes, the corresponding effective 
dielectric constants were calculated as 3.16 (from 0.2 to 1.4 MV/cm) and 0.70 (from 
1.4 MV/cm to breakdown field). Only the range of 0.2 to 1.4 MV/cm yields a 
reasonable dielectric constant for SiOCH. From Figure 3.3, the interdigitated comb 
structure is assumed as a metal-insulator-metal (MIM) capacitor comprising of two 
capacitors connected in parallel, one with SiOCH and the other with SiC as dielectric. 
The effective dielectric constant of 3.16 obtained from Schottky emission modeling 
yields a bulk dielectric constant of 2.99 for SiOCH, a value close to that obtained using 
the parallel-plate capacitor. Hence, Schottky emission is dominant from 0.2 to 1.4 
MV/cm. In this regime, electrical bias is sufficient to excite electrons from the metal 




Figure 3.5. Plot of leakage current density as a function of applied 
electric field in the Cu/SiOCH interdigitated comb structure. 
 
 
Figure 3.6. Plot of ln(J) vs E1/2 showing good fit with Schottky 
emission model from 0.2 to 1.4 MV/cm. 
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As electric field increases beyond 1.4 MV/cm, electrical conduction is seen to be 
governed by a different mechanism. This is found to be Poole-Frenkel emission [20] 

















Figure 3.7 shows the plot of ln(J/E) as a function of E1/2. From the slopes of the two 
linear regions, the corresponding effective dielectric constants are calculated as 26.7 
(from 0.2 to 1.4 MV/cm) and 3.18 (>1.4 MV/cm). As the latter value yields a bulk k-
value of 3.0 for SiOCH and is consistent with that obtained by both Schottky emission 
modeling and parallel-plate capacitor measurements, Poole-Frenkel emission is 
therefore dominant at electric fields beyond 1.4 MV/cm. 
 
Figure 3.7. ln(J/E) versus E1/2 characteristics showing Poole-




From Equations 3.1 and 3.2, the ratio of the linearized slopes for Schottky and 
Poole-Frenkel emissions at the same temperature is calculated as 1:2. From Figure 3.6 
and Figure 3.7, the respective slopes are 0.00813 and 0.0158, consistent with the ratio. 
This consistency supports the postulation of both Schottky and Poole-Frenkel emission 
mechanisms in SiOCH. In both Schottky and Poole-Frenkel emission modeling, the 
effective dielectric constants of 3.16 and 3.18 are close to the reported value of ~3.0 
for an integrated Cu/SiOCH IMD stack [21]. 
Poole-Frenkel emission results from the field-enhanced excitation of trapped 
electrons into the conduction band of the dielectric [20] and its existence in SiOCH 
indicates the presence of electron traps. The Poole-Frenkel mechanism is the bulk-
limited analogue of the Schottky effect whereby barriers localizing carriers within the 
dielectric are lowered by the field. For the Poole-Frenkel mechanism to occur, the 
insulator must have a wide band gap and contain donors or acceptors [22]. At room 
temperature, they do not generally donate electrons to the conduction band (creating 
free electrons) or accept electrons from the valence band (creating free holes) as they 
are located many kBT below the conduction band (for donors) or above the valence 
band (for acceptors). Hence, Poole-Frenkel emission is generally exhibited at high 
fields whereby such electronic transitions are field-enhanced. At fields beyond 1.4 
MV/cm, electrons in the SiOCH bulk traps gain sufficient energy to be excited to the 
conduction band and Poole-Frenkel emission becomes the dominant conduction 





Figure 3.8. Schematic band diagram of Poole-Frenkel emission, 
whereby electrons in the dielectric bulk traps gain sufficient 
energy to be excited to the conduction band. 
 
At biases below 0.2 MV/cm, leakage current exhibits an oscillatory behavior (see 
Figure 3.5) which is not characteristic of Schottky or Poole-Frenkel emission. To 
investigate the contributions of equipment and ambient noise at such low bias, noise 
current was measured by placing the analyzer probes on the wafer surface at the same 
distance apart as the comb structure’s probe pads. Noise contributions were measured 
to be about an order of magnitude lower than the conduction current of the interspersed 
combs under the same low bias. A control dielectric material measured at low bias did 
not exhibit any oscillatory behavior at the same leakage current levels. This shows that 
noise contributions to the oscillatory behavior in SiOCH were insignificant. With the 
existence of electron traps in SiOCH confirmed by the results of Poole-Frenkel 
emission modeling, the leakage current oscillations at low bias (<0.2 MV/cm) are 
attributed to electron hopping between traps [20] in the bulk SiOCH dielectric. 
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Towards the dielectric breakdown regime, another mechanism occurs. This is 



















where m* is the effective mass and 
 the reduced Planck’s constant. By plotting 
ln(J/E2) as a function of 1/E as shown in Figure 3.9, a linear region is obtained beyond 
an electric field of 1.7 MV/cm, indicating Fowler-Nordheim tunneling just prior to 
dielectric breakdown. In this high-electric field regime, electrons gain sufficient energy 
to tunnel through the triangular energy barrier as depicted in Figure 3.10. Tunneling 
plays an important role in dielectric breakdown [23] and high electrical stress in the 
tunneling regime is the major cause of dielectric breakdown in SiOCH. 
 
Figure 3.9. Plot of ln(J/E2) vs 1/E showing Fowler-Nordheim 





Figure 3.10. Schematic band diagram of Fowler-Nordheim 
tunneling, whereby electrons tunnel through the triangular 
barrier. 
 
Figure 3.11 shows the Schottky and Poole-Frenkel emission regimes at various 
temperatures. At higher temperatures, the probability of thermal excitation (from the 
donor or acceptor states) is higher and the onset of Poole-Frenkel emission is therefore 
expected to occur at lower electric fields. Schottky emission has a thermionic T2exp(-
1/T) dependency and this should also make its onset occur at lower electric fields as 
well as induce leakier currents at elevated temperatures. In addition, electrical 
breakdown is related to the concept of charge-to-breakdown. With leakage currents 
correspondingly getting higher, the breakdown fields are adversely affected as 
temperature increases. The figure also shows that at higher temperatures, the Schottky 
emission regime progressively gets extended at the expense of Poole-Frenkel emission 
regime. This is due to the T2 term in the Schottky emission equation exerting a larger 
influence on leakage current at the same electric field. 
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Figure 3.11. Leakage current curve for Cu/SiOCH 
interdigitated comb structure showing Schottky and Poole-




Electrical characterization of Cu/SiOCH interdigitated comb structures at 25 °C shows 
that electron hopping between traps in the bulk dielectric is dominant below 0.2 
MV/cm. At higher fields, this is followed by Schottky emission between 0.2 and 1.4 
MV/cm, Poole-Frenkel emission beyond 1.4 MV/cm and Fowler-Nordheim tunneling 
from 1.7 MV/cm to breakdown field. The existence of Poole-Frenkel emission and 
electron hopping confirms the presence of electron traps in the bulk of the dielectric in 
integrated Cu/SiOCH damascene structures. However, as discussed in the previous 
chapter, bulk traps are insignificant in as-deposited SiOCH. The dielectric traps in the 
integrated SiOCH must therefore have been introduced during the fabrication process 
and are possibly due to the PRS or CMP steps. In the subsequent chapters, we shall 
attempt to identify the cause of the bulk traps formation and discuss how the leakage 
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current and traps in integrated SiOCH can be reduced. This is of paramount 
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4 
4. Electrical Improvements 
using Buried Capping Layer 
 
 
“It may be difficult to increase chip density unless some way is found to 
prevent interconnector failures… There is hope that interconnector failures 
may be avoided by designing their microstructure and geometry 
appropriately.” [1] 
Y. W. Zhang, A. F. Bower, L. Xia, and C. F. Shih 





In advanced Cu damascene structures, a hardmask is primarily used to transfer the 
lithographic pattern of the photoresist to the underlying low-k dielectric and protect the 
underlying low-modulus materials from the down-force during CMP [2-4]. In this 
scheme, trenches are first patterned into the hardmask layer using an organic 
photoresist, followed by trench patterning of the low-k dielectric. In comparison, in the 
conventional scheme (without hardmask), the low-k dielectric is patterned directly 
using the organic photoresist. While the role of the hardmask in back-end-of-line 
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(BEOL) lithography is well-understood, little has been reported thus far on the impact 
of remnant hardmask (after CMP) on electrical reliability of interconnects. 
In this chapter, we shall use computer simulation (TSUPREM IV and MEDICI) 
to identify the regions of electrical weakness in the typical Cu damascene structure and 
demonstrate that a thin (100-Å) layer of remnant hardmask (termed as buried capping 
layer‡ or BCL) greatly improves the electrical performance and reliability of Cu/low-k 
interconnects without compromising the effective k-value. 
 
4.2 Electric Field Distribution in Interconnect Structures 
 
Computer simulation serves as a bridge between theory and experiment and can be 
used effectively as a tool to provide greater understanding of the inherent issues in Cu 
interconnect technology. In this chapter, it is used to investigate typical electric field 
distributions in Cu damascene structures and identify the weakest link in terms of 
electrical reliability. TSUPREM IV is employed as the fabrication process simulator, 
from which structure information is output to MEDICI for device simulation and 
analyses. 
Figure 4.1 shows the external electric potential and fields exerted on the intra-
layer dielectrics (cross-sectional view) for a nominal applied bias of 5 V (such as that 
occurring in global interconnect levels). It can be seen that electric field is highly 
concentrated at the metal corners at the CMP interface. 
                                               
‡
 This is because the remnant hardmask remains embedded between the Cu lines and immediately 
beneath the top capping layer. 
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 (a) (b) 
Figure 4.1. Intra-layer (a) potential and (b) electric field distributions in Cu 
damascene structures. 
 
In most digital logic applications, however, the interconnects are ~ 90% local, 
9% intermediate and 1% global [5-9]. The relationship between electric field 
distribution and intra-metal spacing is shown in Figure 4.2, modeled using a nominal 
electrical bias of 1 V (typical for local interconnects) and fixed metal width of 0.24 
µm. As the metal spacing scales towards deeper sub-micron technology nodes, the 
effective electric fields at the metal corners and bulk dielectric increase drastically, 
signifying an escalating reliability problem as scaling improves. 
The inter-layer electric potential and field distributions are shown in Figure 
4.3(a) and (b). Similar to intra-layer electric fields, the most severe field enhancements 
occur at the CMP interface. In interdigitated comb structures, the angular edges of the 
metal lines further exacerbate the electric field enhancements, as seen in Figure 4.4. 
 






































































Figure 4.2. Electric field at metal corners of Cu damascene 
structures increases drastically with scaling towards deep sub-
micron technology nodes (metal width = 0.24 µm). 
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 (a) (b) 
Figure 4.4. Distribution of (a) potential and (b) electric field in interdigitated comb 
structures (top view). 
 
From the above observations, we see that in three dimensions, the net effective 
field enhancement factor can easily reach a value of 5 and beyond at the metal corners. 
This explains the generally lower effective breakdown strengths of the dielectric 
materials in a Cu damascene stack, compared to that of as-deposited films measured 
using mercury probe or MIS structures. In addition, field enhancement at the metal 
corners can be further exacerbated by non-ideal etching which can leave a sloping 
sidewall along the trenches as shown in Figure 4.5(a), or an under-CMP condition 
which results in metal corner-rounding, as shown in Figure 4.5(b). The sloping of 
sidewalls increases the angularity of the metal lead corners, thereby aggravating the 
field enhancement, whereas the under-CMP yields a narrower intra-metal spacing and 
sharper corner at the CMP surface, causing a correspondingly higher electric field near 
the surface. In addition, along the normal to the plane of the CMP interface, the 
difference in k-values of SiOCH (kSiOCH ~ 2.9) and SiC (kSiC ~ 4.2) further causes the 
electric field component in the SiOCH (ESiOCH) to be higher than that in the capping 





Figure 4.5. Focused ion beam (FIB) images of Cu/SiOCH damascene structures, 
showing (a) non-ideal trench etching with sloping sidewalls, and (b) under-CMP 
condition, resulting in metal corner-rounding. 
 
These observations lead to the deduction that under electrical bias, the dielectric 
near the CMP interface is subjected to much higher electrical stress. A much higher 
current density occurs in the SiOCH near the CMP interface and this region in the 
SiOCH is therefore the weakest link in terms of overall electrical reliability. 
Figure 4.6(a) shows a conventional Cu/SiOCH structure. To circumvent the 
inherent electrical stability issues in this structure, a thin layer of USG hardmask above 
the IMD can be retained after CMP, as shown in Figure 4.6(b). This thin layer, which 
lies buried beneath the capping layer after capping layer deposition, is known as the 
buried capping layer (BCL) in the IMD stack. Electrically, the BCL is envisaged to 
serve the following functions: 
(i) USG has inherently higher breakdown strength and lower leakage 
compared to SiOCH; in terms of reliability, it is able to better withstand 
the higher electric fields at the metal line corners while reducing overall 
line-to-line leakage. 
(ii) It provides a protective layer to shield the SiOCH from plasma damage 
and slurry penetration during the PRS and CMP processes respectively. 
Cu Cu Cu Cu Cu Cu 
CMP Interface CMP Interface 
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(iii) The k-value of the USG BCL (kUSG ~ 3.9) is comparable with that of the 
SiC capping layer (kSiC ~ 4.2). Simulations using MEDICI show that in 
a typical conventional damascene structure without BCL, the external 
(applied) electric field between 2 metal lines of spacing 0.22 µm peaks 
at a distance within 100 Å from the capping layer interface (Figure 4.7). 
With a 100 Å USG BCL, however, the peak electric field is shielded 
from the SiOCH dielectric and the maximum electric field experienced 
by the SiOCH dielectric is lowered, from 8.4 × 104 to 7.2 × 104 V/cm 
(for an electrical bias of 1 V). This represents a field reduction of over 
14%. 
 
    
 
(a) (b) 
Figure 4.6. XTEM images of interdigitated Cu/SiOCH comb structures: 
















Figure 4.7. Electric field distribution (1 V bias) near 
CMP interface of Cu damascene structures: (a) with 
100-Å BCL, SiOCH is shielded from peak electric 
field; (b) without BCL, SiOCH is subjected to peak 
electric field. 
 
4.3 Experimental Setup 
 
In this study, three different wafer splits were considered. The first consisted of 
conventional comb structures without BCL (to act as experimental control). The other 
two consisted of similar structures but with BCL of thicknesses 100 Å and 800 Å 
remaining in the damascene stack. 
The conventional damascene fabrication process is illustrated in Figure 4.8(a). It 
commenced with PECVD of 8 kÅ USG on p-Si substrate, followed by 500 Å PECVD 
SiC as etch stop. A 5-kÅ SiOCH layer was then deposited by PECVD using tri-
methylsilane, SiH(CH3)3 as precursor. After trench patterning and etching, 250 Å of Ta 
was deposited as Cu diffusion barrier using PVD, followed by 1.5 kÅ of seed PVD Cu. 
This is followed by trench filling with Cu by ECP and annealing at 300 ºC in nitrogen 
ambient. Excess Cu and Ta were removed by CMP. A passivation layer comprising of 
500 Å PECVD SiC (as capping layer) and 3 kÅ USG was then deposited and opened 
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to form Al pads for probing. The typical cross-section of the comb structure is shown 
in Figure 4.6(a). 
In the other two splits, a USG hardmask was used, as illustrated in Figure 4.8(b). 
Fabrication followed a similar process as that of conventional structures, except that 
the hardmask was deposited immediately after SiOCH and subsequently used for 
trench patterning. After trench-fill, the CMP process buffed the hardmask down to the 
respective thicknesses of 100 Å and 800 Å before passivation layer deposition. The 
retained hardmask, which lies beneath the capping layer, thereby becomes the BCL in 
the IMD stack. A typical cross-section of these structures is shown in Figure 4.6(b). 
The fabricated comb structures were subjected to capacitance-voltage (C-V) 
measurements using the HP 4285A Precision LCR meter and current-voltage (I-V) 
measurements using the Agilent 4156C Precision Semiconductor Parameter Analyzer 
at temperatures ranging from 25 to 125 ºC. 
 
4.4 Results and Discussion 
 
From leakage current measurements conducted at 25 ºC on the interdigitated comb 
structures, it was found that leakage current was reduced by up to 1 order of magnitude 
(Figure 4.9) with either a 100 Å or 800 Å BCL incorporated. While the conventional 
structure without BCL failed to meet the leakage specification [10] of 10-8 A/cm2 at 0.5 
MV/cm (25 ºC), it is clear that the BCL is able to reduce the leakage current to well-
within specifications. No additional advantage in leakage current was observed for a 














(a) (b)  
Figure 4.8. Interconnect integration schemes: (a) without hardmask in conventional 
structures; (b) with hardmask (which eventually becomes the buried capping layer 





Figure 4.9. Leakage current density (at 25 °C) reduced by ~ 1 
order of magnitude using either 100 Å or 800 Å BCL. 
 
Figure 4.10 shows the effect of temperature on the breakdown strength of the 
comb structures with and without BCL. The 100 Å BCL improved breakdown strength 
by a factor of 1.5 (at 25 ºC) to 2.0 (at 150 ºC). The thicker BCL of 800 Å increased the 
breakdown field towards the intrinsic breakdown strength of SiOCH (~ 5 MV/cm) at 
25 ºC. The incremental improvement in overall breakdown strength using thicker BCL 
confirms that the physics of failure is indeed field-induced dielectric breakdown of 
SiOCH (near the CMP interface) and not that of the SiC capping layer or BCL. In 
addition, the dominant leakage mechanism in structures with BCL was found to be 
Schottky emission up to dielectric breakdown (Figure 4.11). The absence of Poole-
Frenkel emission shows that the BCL successfully prevents process-related traps 




Figure 4.10. Breakdown field of Cu damascene structures 
easily improved by factor of 1.5 (25 ºC) to 2.0 (150 ºC) using a 
100 Å BCL, with marginal improvement yielded by the thicker 
800 Å BCL. 
 
 
Figure 4.11. With BCL, dominant leakage mechanism in comb 
structures is Schottky emission up to breakdown field. Absence 
of Poole-Frenkel emission indicates successful suppression of 
process-related traps generation in SiOCH. 
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The higher breakdown field and lower leakage current obtained using the BCL 
indicate better long-term electrical stability for the Cu damascene structure. However, 
the BCL must be thin enough to prevent any inadvertent increase in overall k-value of 
the Cu damascene stack. To investigate this, parasitic capacitance was measured across 
the comb lines of the structures at temperatures ranging from 25 to 150 °C. These 
structures (interline capacitors) are more realistic compared to area capacitors, as they 
represent the capacitance between actual interconnect lines which have undergone 
process conditions and which are embedded in multiple layers of different dielectrics 
[11]. The parasitic capacitance of conventional comb structures (without BCL) was 
found to be relatively invariant with temperature (Figure 4.12). With a 100 Å BCL, a 
1-4% increase in overall capacitance (compared to conventional structures) was 
observed, as shown in Figure 4.13. With a 800 Å BCL, however, the overall 
capacitance increased unacceptably to 10-15%. 
 
 
Figure 4.12. Parasitic capacitance of Cu damascene structures 
(without BCL). Capacitance remains relatively invariant with 





Figure 4.13. Effect of BCL on parasitic capacitance of Cu 
damascene structures with various metal spacings. Capacitance 
increases marginally by 1-4 % with a 100 Å BCL and 




The above results demonstrate that a BCL of about 100 Å thickness can significantly 
improve the breakdown field of Cu/SiOCH interconnects by up to 2 times, reduce 
leakage current by ~ 1 order of magnitude, suppress bulk traps formation in the SiOCH 
dielectric and yet have negligible impact on the overall k-value of the damascene stack. 
From a technology perspective, the BCL is compatible with current BEOL processes 
and requires no major re-engineering of the CMP process step. While the industry 
continues to develop low-k dielectrics with improved material properties, it is 
increasingly becoming apparent that none—at least in the foreseeable future—is able 
to attain an equivalent level of electrical reliability as that of thick oxides. The 
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degradation in dielectric reliability is expected to be exacerbated as porosity is 
introduced to reduce the bulk dielectric constant below 2.4 [12-14]. Structural 
improvement to interconnects using BCL appears to be a realizable and promising 
technique for alleviating the degradation trend. In the next chapters, we shall identify 
the origins of the bulk traps formation and conduct package-level TDDB studies to 
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5. Origin of Traps in 




“From a chemical perspective the [low-k] films must also possess 
chemical compatibility with various reactants (e.g., they must 
demonstrate good resistance to such reactants as acids, bases, solvents, 
and resist strippers).” [1] 
Stanley Wolf 




The Cu damascene fabrication processes, in particular the low-k dielectric etch, 
photoresist strip (PRS) and chemical-mechanical polishing (CMP) processes, need 
to be highly-optimized in terms of chemical compatibility. For integrated 
Cu/SiOCH structures, excessive removal of the methyl (CH3) groups in the low-k 
SiOCH film must be avoided. This is because the removal of the methyl groups is 
known to make the SiOCH film hydrophilic, resulting in an increase in k-value 
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and susceptibility to moisture contamination [2,3]. In addition, direct patterning of 
conventional Cu/SiOCH damascene structures (without hardmask) is usually done 
due to the high etch selectivity of SiOCH with the polymer-based photoresist. 
The SiOCH film in a conventional Cu damascene structure (without 
hardmask) is subjected to 3 main process chemistries during fabrication, as 
illustrated in Figure 5.1: 
(i) Plasma damage during dielectric etch (arising from the trench 
sidewalls of the low-k film); 
(ii) Plasma damage during PRS (arising from the trench sidewalls as well 
as the top surface of the low-k film), and 
(iii) Mechanical down-force and slurry penetration during CMP (arising 
from the top surface of the low-k film). 
 
 
Figure 5.1. Possible process-related damages in 
conventional Cu/SiOCH damascene structures, where 
(i) represents plasma etch damage, (ii) represents PRS 
plasma damage and (iii) represents damage due to 











In structures with an incorporated hardmask however, the top surface of the 
low-k dielectric is protected from the effects of PRS and CMP—only the trench 
sidewalls are affected by the dielectric etch and PRS chemistries. In the previous 
chapters, we have shown that structures fabricated without hardmask exhibit bulk 
dielectric traps in the integrated SiOCH film, whereas structures with remnant 
hardmasks have an insignificant level of bulk traps in the dielectric. Since the 
chemistries (etch and PRS) involved in the trench sidewalls are similar for both 
structures, we can postulate that the traps must therefore have been introduced 
from the top surface during either the PRS or CMP step. The latter is more 
probable as the top surface which has previously been in contact with the PRS 
chemistry would have been polished off, leaving behind the effects solely due to 
CMP. 
In this chapter, we shall identify the origin of traps formation in SiOCH 
using Auger electron spectroscopy (AES), x-ray photoelectron spectroscopy (XPS) 
and fourier transform infrared spectroscopy (FTIRS), and emphasize the need for 
the hardmask integration scheme to suppress the traps formation. These findings 
have important reliability implications for the integration scheme of the 
Cu/SiOCH interconnect systems. 
 
5.2 Experimental Setup 
 
In this study, 5-kA blanket SiOCH films were deposited by PECVD on p-Si 
substrates in a radio frequency (13.56 MHz) reactor, using trimethylsilane, 
SiH(CH3)3 as precursor in a O2 and He mixture. The effects of PRS and CMP on 
the chemistry of the SiOCH dielectric were investigated by subjecting these 
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blanket SiOCH films to the same PRS and CMP recipes as those of integrated 
structures. 
In the PRS split, the films were subjected to an O2 plasma for 50 seconds at 
an RF power of 400 W, temperature of 40 °C and pressure of 4000 sccm. In the 
CMP split, the films were intentionally polished in the Applied Materials Mira-
Mesa CMP polisher using an alumina-based slurry (to simulate Cu bulk 
polishing), followed by a silica-based slurry (to simulate Ta barrier polishing). 
The chemical structure and composition of the three experimental splits were 
analyzed by AES, XPS and FTIRS. The FTIR spectra were obtained in ambient air 
at room temperature, using the Nicolet 760 FTIR spectrometer (attached with the 
Nic-Plan microscope and MCT/A IR detector). Data was collected in transmission 
mode with the angle of incidence at 90° to the plane of the film surface. The AES 
was conducted using the JEOL JAMP 7800F Scanning Auger Microprobe. For the 
XPS, the VG Escalab 220IXL system was employed. 
 
5.3 Results and Discussion 
 
Figure 5.2(a), (b) and (c) show the Auger electron spectra of the SiOCH film as-
deposited and after PRS and CMP respectively. Except for hydrogen which is not 
detectable by AES, the splits consist essentially of Si, C and O. No additional 
elements are incorporated into the film during the PRS and CMP process steps. 
Table 5.1 shows the relative elemental composition of the SiOCH splits as 
detected by AES. While the CMP process does not affect the composition to a 
large extent, it is clear that the PRS process causes a significant level of carbon 
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depletion. The latter is possibly due to the oxygen-based plasma used in the PRS 





Figure 5.2. Auger electron spectra of SiOCH films. (a) As-deposited; (b) after 


























Table 5.1. Relative concentration of elements in SiOCH (as-deposited, 
after PRS and after CMP) as detected by AES. 
Sample C (0.294) O (0.689) Si (0.066) 
SiOCH (as-deposited) 15 24 61 
SiOCH after PRS 5 34 61 
SiOCH after CMP 13 22 65 
Values in parantheses are the relative sensitivity factors of each element as 
supplied by the equipment manufacturer. 
 
The chemical analyses of the SiOCH films were complemented by XPS, 
which reveals that except for hydrogen (which is not detectable by XPS), the splits 
consist essentially of Si, C and O. Similar to the results obtained by AES, the PRS 
split exhibits a significant degree of carbon depletion, as shown in Table 5.2. 
 
Table 5.2. Relative concentration of elements in SiOCH (as-deposited, 
after PRS and after CMP) as detected by XPS. 
Sample C O Si 
SiOCH (as-deposited) 33.3 22.2 43.7 
SiOCH after PRS 17.2 24.5 57.9 
SiOCH after CMP 27.6 26.4 46.0 
 
In addition, the overlaid narrow scan spectra on the C1s peak (Figure 5.3) 
show that C is predominantly present in the chemical state of C-C/C-H in all three 
splits, while the overlaid spectra on the Si2p and O1s peaks (Figure 5.4 and Figure 




Figure 5.3. Overlaid narrow scan spectra (XPS) on 
C1s peak for SiOCH: as-deposited, after PRS and 
after CMP. 
 
Figure 5.4. Overlaid narrow scan spectra (XPS) on 





Figure 5.5. Overlaid narrow scan spectra (XPS) on O1s 
peak for SiOCH: as-deposited, after PRS and after CMP. 
 
The above results obtained thus far using AES and XPS are representative of 
the chemical states on the surface of the SiOCH films. To investigate the bulk 
properties of the films, FTIRS operating in transmission mode was used. The 
FTIR spectra obtained for the three splits are shown in Figure 5.6. 
 
 
Figure 5.6. FTIR spectra of SiOCH films. (a) As-deposited; 
(b) after PRS, and (c) after CMP. 
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At first glance, the survey scan spectra are entirely similar—no peaks appear 
or disappear after the PRS and CMP processes, and no obvious changes in peak 
positions and heights occur. To investigate further, a detailed deconvolution of the 
narrow scan spectra in the wavenumber region 1300-700 cm-1 was conducted, as 
shown in Figure 5.7(a), (b) and (c). 
The peak centered at ~ 1272 cm-1 and those ranging from 894-770 cm-1 are 
related to the bending, stretching and rocking modes of Si-(CH3)1-3 [4-12]. From 
Figure 5.7(a) and (b), we can observe that the PRS and CMP processes have 
insignificant effects on these peaks in terms of peak positions and areas. In 
addition, we can deduce that the carbon depletion due to PRS (as detected by AES 
and XPS) does not occur throughout the bulk SiOCH, but is confined to the 
surface of the material. 
The peak centered at ~ 735 cm-1 is related to the symmetrical stretching of 
Si-O-Si in the silica backbone structure [13-14]. Those at ~1152, 1082 and 1029 
cm-1 are related to the asymmetric stretching of Si-O-Si having bond angles > 
144°, ~ 144° and < 144° respectively [15-19]. While the PRS process has little 
impact on the observed peak area ratio of the Si-O-Si angles, the CMP process 
causes a drastic reduction in the area of the peak centered at 1166 cm-1, which 
corresponds to the Si-O-Si bonds having angles > 144°. It has been reported that 
Si-O-Si bond angles which deviate greatly from the mean angle of 144° are 
severely weakened [20-22]. When these bonds break, an oxygen vacancy can 
occur, resulting in the Si-O-Si bonds being replaced by Si-Si bonds. In the case of 
the CMP split, the CMP process causes a significant proportion of the large-angled 
Si-O-Si bonds to break, thereby creating molecular defects in the form of oxygen 
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vacancies. We can therefore deduce that the bulk traps in the integrated Cu/SiOCH 





Figure 5.7. Deconvoluted FTIR spectra of SiOCH 
films in wavenumber region 1300-700 cm-1. (a) As-





The origins of the bulk traps in integrated Cu/SiOCH structures without BCL are 
due to the breakage of Si-O-Si bonds having angles > 144°. This breakage, which 
is due to the CMP process, creates molecular defects in the form of oxygen 
vacancies. The PRS process causes carbon depletion on the surface of the SiOCH 
film and has little impact on the bulk dielectric. These results show that chemical 
compatibility between the CMP process and the low-k dielectric is extremely 
crucial. The BCL, which physically shields the low-k dielectric from the CMP 
chemistry, therefore plays an important role in the suppression of traps formation 
in the SiOCH dielectric and have important implications for the long-term 
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“The capability of producing even more complex wiring with even better 
reliability can be achieved by understanding potential failure mechanisms 
and using this understanding to select appropriate materials, optimize process 
procedures and controls, and implement design limitations.” [1] 
K. P. Rodbell 




Accelerated testing refers to the acceleration of the normal time-to-failure process 
through the use of elevated stress and/or temperature without changing the physics of 
failure. Accelerated testing is fundamental to ULSI reliability improvements because 
of the following associated advantages [2]: 
(i) The defects in a population of otherwise good devices can be eliminated 
with a short duration of accelerated stress; 
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(ii) Intrinsic failures can be accelerated with stress and/or temperature such that 
the intrinsic failure rate for a population of good devices can be determined, 
and 
(iii) The time-to-failure for the main distribution of devices can be projected 
from stress conditions to a specified set of operating conditions. 
The primary motivation for performing accelerated breakdown tests is to monitor 
the integrity and quality of the dielectric material, and to obtain information that can be 
used to estimate product reliability in the field. Short-duration constant-current or 
voltage tests are usually used to obtain acceleration parameters in order to extrapolate 
the lifetime of dielectrics under operation conditions. In general, it is believed that 
results obtained from accelerated constant-voltage tests are more accurate when 
assessing the reliability of thin films because devices operate in this mode under 
normal use conditions [3]. 
Time-dependent dielectric breakdown (TDDB) is an accelerated test which is 
more commonly associated with front-end gate oxide integrity (GOI), especially in 
ultra-thin oxides. In recent years, this technique is increasingly being extended to 
investigate the integrity of low-k dielectrics [4-10]. However, to the best of our 
knowledge, there has not been any report thus far on the effect of remnant hardmask 
(i.e. the buried capping layer or BCL) on TDDB of Cu/low-k interconnects. 
In this chapter, we shall first discuss the major TDDB models and the generally-
accepted concepts of Cu-induced dielectric breakdown in interconnects. These 
mechanisms, however, are based on MOS structures and cannot be applied to 
integrated Cu/low-k structures per se, due to the complicated multi-layered stack 
structure and presence of multiple interfaces between these layers. We shall present 
new insights into the TDDB physics and failure mechanisms of Cu/low-k interconnects 
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with and without BCL, and show the importance of BCL engineering as a promising 
technique to alleviate the current implementation delays of advanced interconnects. 
 
6.2 TDDB Models 
 
In the late 1970s, an empirical TDDB model [11-13] was introduced which proposed a 
linear relationship between the logarithm of the time-to-failure, ln(TF) and the electric 






TF )ln(  (6.1) 
where Ea is the enthalpy of activation (i.e. activation energy), T the temperature in 
Kelvin, kB the Boltzmann constant, and  the field acceleration parameter. Two 
theoretical explanations were given for this empirical equation. One model, known as 
the thermochemical E model [14], was based on dipolar interactions with the electric 
field. The other, 1/E model, was based on Fowler-Nordheim conduction [15]. Both 
models tended to fit TDDB data over limited ranges of electric field, and controversy 
still abounds as to which model contains the right physics. 
The 1/E model is generally more widely accepted as it tended to fit TDDB data 
well under high-field or high-current injection conditions, and it was also intuitively 
easy to accept the hypothesis that charge flowing through the dielectric can induce 
damage to the dielectric [16]. Early explanations for the current-induced damage to the 
oxide assumed that the electrons which FN-tunneled into the conduction band of SiO2 
at the cathode would be accelerated by the electric field Eox in the oxide and caused 
impact ionization, producing holes in the SiO2. This simple explanation for hole 
generation had to be modified later when operating voltages of MOSFET devices were 
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scaled to 5 V and below, which cast doubt on the possibility of impact ionization in the 
SiO2 at such low voltages when the band gap of SiO2 is 8.9 eV. 
The 1/E model was then extended to lower voltages by introducing the hot-hole 
anode-injection theory [17]. In this theory, accelerated electrons do not undergo impact 
ionization. When they reach the silicon anode, the thermalization (i.e. energy loss 
mechanisms which bring the hot carriers into thermal equilibrium) of these energetic 
electrons at the anode produces hot holes which then tunnel back into the oxide, 
thereby inducing damage in the SiO2. This model, although not universally accepted 
[18,19], is still widely used today [20]. 
The 1/E model does not attempt to present a detailed molecular description of the 
degradation process that occurs when the holes are injected into the SiO2. The 
thermochemical E model, on the other hand, is based on molecular physics [21]. The 
Si-O bond is very polar and has a large dipole moment. When an electric field is 
applied to the SiO2 dielectric, the dipoles with a component anti-parallel to the field 
have a significantly higher energy compared to those parallel to the field. The 
dielectric is then under unstable thermodynamic equilibrium. If not for the constraining 
forces of the molecular structure, those dipoles oriented anti-parallel to the field would 
flip to the parallel state. However, unlike in the gaseous state, dipole flipping in the 
solid state is expected to occur at a relatively low rate and can occur only via bond 
breakage. This is believed to give the dielectric breakdown its time-dependent 
characteristics. Final breakdown occurs when the broken bond sites create a 
percolation path from the anode to cathode, resulting in a rapid rise in current, severe 
Joule heating and consequently a thermal runaway condition. 
There is still prevalent controversy as to whether dielectric degradation is a 
current-induced or field-induced process. In this work, we shall use the 
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thermochemical E model as it amply explains the field-induced (and not current-
induced) bond perturbation phenomena as evidenced by in-situ FTIRS, described in a 
previous chapter. In addition, the E model is reasonably well-fitted by the TDDB 
experimental data (discussed in a later section). 
 
6.3 TDDB Degradation in Cu Interconnects 
 
Copper is one of the transition 3d metals and has the highest diffusion constant in 
silicon and silicon dioxide among transition elements [22]. In silicon, it acts as a deep-
level dopant and forms acceptor and donor levels (generation-recombination centers) 
within the forbidden band gap, thereby increasing the leakage currents across metal 
lines [23]. Thermodynamic calculations by other authors have shown that the main 
diffusion entities injected into dielectrics during electrical stressing are Cu+ and not the 
Cu2+ or atomically neutral Cu [24,25]. 
It is generally accepted that Cu-induced dielectric breakdown is a consequence of 
the following degradation process [26]: 
(i) Cu ionization and injection of Cu+ from the anode into the dielectric; 
(ii) Cu+ drift through the dielectric, and 
(iii) Accumulation of Cu+ near the cathode and formation of leakage paths, 
resulting in the increase of leakage currents and eventual dielectric 
breakdown. 
In addition, it is believed that the existence of traps (i.e. deep-level acceptors) in 
dielectrics, which is dependent on the intrinsic properties of the material and the 
manufacturing environment, can influence the ionization of Cu [23]. 
89 
We follow the lead of Wu et al. [26] to derive the basic mechanism of Cu+ drift 
in dielectrics. Without external electrical bias, a Cu+ can be assumed to be in a periodic 
potential well with the barrier height equal to the diffusion activation energy Ea, as 
shown in Figure 6.1(a). The probability  for the Cu+ leaving its position to the next 











aexp  (6.2) 
where A is a proportional constant related to the vibration characteristic of the Cu+, kB 
the Boltzmann constant and T the temperature. If an external electric field E is exerted 
on the periodic potential, the Cu+ encounters a higher barrier against the electric field, 
as shown in Figure 6.1(b). The probability of the Cu+ to move against the field to the 











a exp  (6.3) 
where q is the electronic charge,  the distance between the two available positions and 
q/kBT (= ) the electric field acceleration factor. In the other direction (i.e. along the 
electric field), the barrier is reduced and the probability of the Cu+ to move to the next 











a exp  (6.4) 
The probabilities of the Cu+ to move in opposite directions are no longer equal, with + 
> -. The Cu+ therefore has a higher probability to move along the electric field and 

































a  expexpexp  (6.5) 
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From this equation, it is obvious that Cu+ drift is dependent on the activation energy 
Ea, field acceleration factor  (= q/kBT) and electric field E. Different dielectric 
materials have different activation energies for Cu+ drift; for a longer lifetime, a larger 
Ea is essential. 
The dependence of lifetime to electric field E also shows that it is important to 
reduce the effective field experienced by the weak SiOCH dielectric in the IMD stack. 
As described in the previous chapter, the BCL in the stack shields the SiOCH from the 
enhanced fields at the metal corners. Mathematically, this is equivalent to reducing the 





Figure 6.1. (a) Cu+ in a periodic potential well without external electrical 
bias; (b) Cu+ in a periodic potential well under the influence of external 
electric field, E. 
 
6.4 Experimental Setup 
 
As in any accelerated stress test, the test conditions have to be chosen such that the 
failure mechanisms similar to those under typical operating conditions will be 
triggered within a reasonable test duration. For Cu/low-k interdigitated comb 









(which represents the most severe operating condition) to as high as 3 MV/cm (which 
is close to the breakdown strength of the integrated IMD) [5,27]. The highest stress 
temperature is typically around 250 °C; at temperatures higher than this, thermally 
induced compressive stress may lead to extrusions along the Cu lines [28]. Package-
level TDDB is also preferred to wafer-level TDDB, as the former yields results which 
are more representative of structures in actual production runs. 
In our experiments, wafer splits of Cu/SiOCH interdigitated comb structures 
having no BCL (i.e. 0- BCL) and with BCL of thicknesses 100 and 800  were 
fabricated (as described in the previous chapter). Packaging was done by dicing the 
wafers to size, followed by die attach to 24-pin ceramic packages and wire-bonding for 
electrical connection to the test structures. A typical complete package is shown in 
Figure 6.2. Package-level TDDB tests were conducted at electric fields ranging from 
1.75 to 2.25 MV/cm and temperatures from 85 to 250 °C, using the Qualitau Infinity 
TDDB system. Up to 24 structures per split were tested in a single oven and 
temperature at any one time. Time-to-failure was defined as the duration required for 
the leakage current between the metal lines (through the IMD) to reach or exceed 1 
mA. 
In addition, finite-element analyses using ANSYS 6.1 were employed to assist in 




Figure 6.2. Test setup for package-level TDDB, showing 
a diced-to-size wafer attached and wire-bonded to the 24-
pin ceramic package. 
 
6.5 Results and Discussion 
 
Figure 6.3(a) and (b) show respectively the dependence of the TDDB time-to-failure 







a )ln(  (6.6) 
Here, Ea is the activation energy, kB the Boltzmann constant and  the field 
acceleration factor. The linear fits were accomplished using Origin 7. 
The field acceleration factor,  obtained from the slope of the straight lines in 
Figure 6.3(a) decreases as the thickness of the BCL increases, indicating that the BCL 




Figure 6.3. (a) TDDB field-acceleration factors; 
(b) activation energies of Cu/SiOCH structures 
with and without BCL, according to the E model. 
 
Interestingly, however, the TDDB activation energy does not have a direct 
correlation with BCL thickness, as shown in Figure 6.3(b). Conventional structures 
without BCL (i.e. 0- BCL) exhibited an activation energy of 0.56 eV, which is 
consistent with values often reported for silica-based dielectrics in Cu damascene 
comb structures [9]. Those with a thin 100- BCL exhibited an improved activation 
energy of 0.79 eV. On the other hand, structures with the thickest (800-) BCL had 




for Cu+ drift into PECVD oxide in metal-insulator-silicon (MIS) structures [24]. Only 
the split with 100-Å BCL met the extrapolated 10-year lifetime requirement at 105 ºC, 
0.5 MV/cm. 
The derived TDDB parameters are summarized in Table 6.1. 
 
Table 6.1. Reliability parameters of Cu/SiOCH structures, derived using the E model. 






Extrapolated lifetime at 105 ºC, 0.5 MV/cm (sec) 2.19×107 2.77×109 3.52×106 
Field acceleration factor,  (cm/MV) 6.09 5.99 4.83 
Activation energy, Ea (eV) 0.56 0.79 0.38 
 
 
6.6 Failure Analysis 
 
The distinctively different activation energies indicate that the physics of TDDB 
failure is dissimilar for all three splits. Figure 6.4(a), (b) and (c) show the transmission 
electron micrographs obtained in cross-section at the failure sites of structures without 
BCL and with 100-Å and 800-Å BCL respectively. From these micrographs, we can 
make the following deductions: 
(i) Without the BCL, the failure was due to Cu+ drift through the Ta barrier 
into the bulk SiOCH, as well as through the poor SiC capping layer/SiOCH 
interface; 
(ii) With the 100-Å BCL, the primary Cu+ drift pathway was through the Ta 
barrier into the bulk SiOCH—no Cu+ drift occurred through the capping 
layer/BCL or BCL/SiOCH interfaces, indicating that the BCL offers 
interfacial compatibilities with both the SiC capping layer and SiOCH; 
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(iii) With the 800-Å BCL, Cu+ drift through the Ta barrier into the bulk SiOCH 
was similar to those of the other two splits. However, the Ta barrier next to 
the BCL was ruptured due to heightened thermomechanical stress and this 
facilitated direct Cu+ drift into the BCL under the influence of the enhanced 
electric field. 
We can see that for the complicated Cu/SiOCH damascene structures which 
consist of a multi-layered IMD stack with several interfaces (such as the metal/SiOCH, 
metal/BCL, capping layer/SiOCH and capping layer/BCL interfaces), other non-
electrical factors such as thermomechanical stress and interfacial compatibility have 
significant roles in the overall TDDB mechanisms. The classical views of TDDB 
(which are largely based on MOS physics) can no longer be applied to these structures 
without proper consideration to these factors. 
The above findings show that the build-up of stresses due to thermal mismatches 
among the different materials in the integrated Cu/low-k structure is a major reliability 
concern. The coefficient of thermal expansion (CTE) of Cu is lower than that of Al and 
the difference in CTE between Cu and Si is about 68% that of Al and Si [29]. The 
presence of the Ta side wall barrier, the distinctive feature of Cu interconnects, and the 
use of low-k materials as IMD further affect the stress behavior of Cu due to the 







Figure 6.4. XTEM images of Cu/SiOCH structures after TDDB failure. (a) Without 
BCL, Cu drifts through Ta barrier into bulk SiOCH and along poor capping 
layer/SiOCH interface; (b) with 100-Å BCL, Cu drift pathway is primarily through 
Ta barrier into bulk SiOCH; (c) with 800-Å BCL, Ta barrier next to BCL ruptures, 




























To evaluate the potential impact of thermomechanical stress on the TDDB 
reliability of the experimental splits, finite element modeling simulations were 
conducted using ANSYS 6.1. The set of material properties used in the simulation 
were established from literature and listed in Table 6.2. 
 
Table 6.2. Thermo-mechanical properties of thin films in a Cu/SiOCH IMD stack. 
Material CTE (10-6/°C) Young’s Mod. 
(GPa) 
Poisson Ratio References 
SiOCH 12 10.0 0.21 [30] 
USG 0.94 71.7 0.17 [31] 
SiC 16.5 67 0.30 [32] 
Cu 17.0 129.8 0.34 [32-34] 
Ta 6.3 186 0.34 [32] 
Si 3.0 130.2 0.28 [32] 
 
Figure 6.5 shows the different degrees of thermomechanical stress in the three 
splits. It can be observed that: 
(i) Without the BCL, stress accumulates at the metal corners and enhances Cu+ 
drift into the poor capping layer/SiOCH interface; 
(ii) With the thin 100-Å BCL, stress similarly occurs at the metal corners, but 
penetrates negligibly into the BCL; 
(iii) With the thicker 800-Å BCL, however, significant stress penetration into 
the BCL occurs, facilitating the rupture of the Ta barrier and Cu+ drift into 
the BCL under enhanced electric field. 
Since the time-to-failure is governed by the weakest link in TDDB reliability, we 
can correlate the TDDB activation energies obtained from the three splits to the 
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different Cu+ drift pathways, as summarized in Table 6.3. The physics and origins of 





Figure 6.5. Finite element analyses. (a) Without BCL, build-up of stress occurs at 
metal corners; (b) stress penetration into 100-Å BCL is negligible (enlarged 
view); (c) with 800-Å BCL, significant stress penetration into BCL occurs. 

























into 800-Å BCL 







Table 6.3. Cu+ drift pathways in Cu/SiOCH structures with and without BCL. 






Through Ta barrier into bulk SiOCH 
(Ea = 0.79 eV) 
Yes Yes Yes 
Along SiC capping layer/SiOCH interface 
(Ea = 0.56 eV) 
Yes No No 
Through ruptured Ta barrier into BCL 
(Ea = 0.38 eV) 
No No Yes 





We have demonstrated that using a thicker BCL (remnant hardmask) does not 
necessarily improve the TDDB lifetime of interconnects. For Cu/SiOCH structures, 
only those with a thin 100-Å BCL have a TDDB lifetime exceeding 10 years when 
extrapolated to operating conditions. Without a BCL, Cu+ drift along the poor capping 
layer/SiOCH interface is the origin of failure, while having too thick a BCL (800-Å) 
initiates Ta barrier rupture due to heightened thermomechanical stress and causes rapid 
Cu+ drift through the BCL itself. In the previous chapter, we have also shown that the 
thin 100-Å BCL is able to reduce leakage current by ~ 1 order of magnitude and 
suppress the generation of process-related bulk traps while having negligible impact on 
the overall k-value of the IMD stack. The BCL is, undeservedly, a neglected factor in 
reliability engineering. For porous ultralow-k dielectrics in particular (which will 
almost certainly require a hardmask in the fabrication process), the BCL can have 
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7. Towards the Future: 
Porous, Ultralow-k Dielectrics 
 
 
“An increasingly important consideration for future technology nodes is the 
dielectric extendibility to materials with lower dielectric constants… the only 
foreseeable route to materials with dielectric constants of 2.0 or below 
involves the introduction of porosity.” [1] 
W. Volksen et al., 




While low-k materials are being introduced as IMDs to reduce inter-metal 
capacitances, further reduction in bulk permittivity below 2.4 is required by 2007 to 
keep pace with the rapid advances in technology [2]. Such ultra-low-k values can be 
achieved only through the introduction of nanometer pores in current low-k candidates 
[3-5]. In this chapter, we attempt to provide some insight into the fundamental role of 
nanometer pores in the electrical conduction and breakdown of porous ultra-low-k 
materials, using the dense aromatic hydrocarbon polymer (LK) and its porous analog 
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(ULK) as test vehicles. The thicknesses of the LK and ULK films were 500 and 300 
nm respectively. 
The chemical synthesis of the LK resin involves the cross-linking of 
polyphenylenes (by the reaction of poly-functional cyclopentadienone- and acetylene-
containing materials in a furnace). Because of its aromatic nature, the LK has a high 
thermal stability (~ 425 °C). In our experiment, the LK film was deposited by 
traditional spin coating, using the Tokyo Ohka Kogyo spin-on coater. Post-coat, in situ 
bake of the LK was then performed, followed by a thermal curing in nitrogen ambient 
in the Tokyo Electron Limited (TEL) Alpha 8 Vertical Furnace. The cure temperature 
and time are 400 °C and 30 minutes respectively. Capacitance-voltage (C-V) 
measurements on blanket LK films using mercury probe yield a bulk k-value of 2.7, 
which is about 40% lower than that of SiO2. The low k-value of LK is partly due to the 
lighter C and H atoms as compared to Si and O, and to the lower packing density of the 
polymer chains relative to the cross-linked silica network [5,6]. The chemical structure 
of the LK polymer [5-8] is illustrated in Figure 7.1. 
 
 
Figure 7.1. Chemical structure (basic unit) of the 
LK polymer [5-8]. 
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The porous analog (ULK) is synthesized by incorporating a thermally degradable 
material (porogen) within the host thermosetting matrix material (LK). Upon curing, 
the matrix material crosslinks and the porogen undergoes phase separation from the 
matrix to form nanoscopic domains (pores). A bulk k-value of 2.2 is obtained by C-V 
measurements on blanket ULK films. This value is nearly 50% lower than that of SiO2. 
Porosity is defined as the fraction of the total volume of the film occupied by the 
pores; for the ULK, a porosity value of 30% is estimated using the Bruggeman 



















where fp and fLK are the fractions of the two components (pores and LK), p (=1.01) [1] 
and LK (=2.7) are the respective dielectric constants and ULK (=2.2) is the effective 
dielectric constant of the ULK. The average pore size of the ULK, as specified by the 
manufacturer, is 10 nm. 
 
7.2 Chemical Characterization 
 
Dielectric and electrical properties of thin films are greatly dependent on their 
chemical composition and nanostructures. In porous media, the porosity introduces 
inhomogeneity in the bulk which can alter the mechanisms of leakage and breakdown 
exhibited by the dense analog. In this section, we conduct qualitative chemical 
analyses on blanket LK and ULK films using FTIRS and XPS in order to understand 
the chemical role that the nanometer pores play in the LK host matrix material. 
Figure 7.2 shows the FTIR spectra of as-deposited LK and ULK films, obtained 
using the Nicolet 760 FTIR spectrometer attached with the MCT/A IR detector. Data 
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was collected in transmission mode with the angle of incidence at 90° to the plane of 
the film surface. Several well-defined absorbance peaks in the spectra can be clearly 
seen. The peaks in the region of 500-1600 cm-1 are due to complex ring deformation of 
the aromatic structure, while those occurring between 3100 and 3000 cm-1 are related 
to aromatic C-H stretching [10]. Major peaks occur at 1250 (C-O-C) and 1500 cm-1 
(benzene ring in the aromatic compound) as well as 1600 and 700 cm-1 (both attributed 
to C=C stretching) [10,11]. The similarity of the LK and ULK spectra indicates that 
the LK and ULK essentially comprise the same chemical bonds; although large 
internal pore surfaces exist in the ULK, no significant bulk chemical changes are 
detected. 
 
Figure 7.2. FTIR spectra of LK and ULK films, showing 
similarity in chemical bonding structures. 
 
An important observation, however, is in the relative peak intensities at 1600 and 
700 cm-1 (both corresponding to C=C stretching). The ratio of peak intensities at 1600 
(C=C), 1500 (benzene ring) and 700 cm-1 (C=C) is 0.4:1.0:1.4 for the ULK and 
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0.5:1.0:1.7 for the LK. The ULK therefore appears to have a lower concentration of 
C=C bonds compared to its non-porous analog. We attribute this to the nanometer 
pores in the ULK disrupting the host matrix at the carbon-carbon double bonds during 
pore formation and thereby reducing the concentration of these bonds. It is possible 
that such a disruption creates dangling bonds which act as trap centers in the presence 
of an electric field. 
Investigation of the chemical structure of the LK and ULK films was 
complemented by XPS. The spectra obtained for both films were very similar—except 
for hydrogen which is not detectable by XPS, they consist of only two elemental lines 
at around 284 and 532 eV which are characteristic of carbon and oxygen. Quantitative 
analysis shows that the ULK has a lower relative atomic concentration of C (89.6%) 
compared to that of the LK (97.3%). The O content of the ULK and LK are 8.5% and 
2.7% respectively. 
The detailed C1s and O1s core level peaks were deconvoluted as shown in Figure 
7.3 and Figure 7.4 respectively, and the peak assignments presented in Table 7.1. For 
both films, the carbon is in the -* shake-up, aliphatic and aromatic ring carbon states 
and oxygen is in the ether and aldehyde/ketone states [12,13]. The O1s peak at ~532.0 
eV, relative to the C1s peak at ~284.0 eV, suggests that oxygen is incorporated in a C-










Figure 7.3. XPS narrow scan spectra on C1s peak for (a) LK 
and (b) ULK films. Both exhibits presence of the aromatic ring 









Figure 7.4. XPS narrow scan spectra on O1s peak for (a) LK 
and (b) ULK films, showing the oxygen bonded primarily in 




Table 7.1. Summary of deconvoluted XPS peak assignments and parameters for the 
LK and ULK films. (FWHM = full-width half-maximum.) 
LK 
Transition Binding Energy 
(eV) 




Peak Area Ratio Peak Assignment 
C 1s 291.63 2.11 2425  -* shake-up 
C 1s 285.11 1.43 10005 1.0 : 4.1 : 7.8 Aliphatic carbon 
C 1s 284.79 0.87 18853  Aromatic ring carbon 
O 1s 533.07 1.70 10714 Ether 
O 1s 531.54 1.35 9042 




Transition Binding Energy 
(eV) 




Peak Area Ratio Peak Assignment 
C 1s 291.47 2.30 1994  -* shake-up 
C 1s 285.36 1.74 6848 1.0 : 3.43 : 10.1 Aliphatic carbon 
C 1s 284.78 1.01 20115  Aromatic ring carbon 
O 1s 533.02 1.85 32760 Ether 
O 1s 531.68 1.63 31774 
1.03 : 1.0 
Aldehyde/ketone 
 
The chemical analyses above reveal that both the LK and ULK films share the 
same chemistry. Any difference in electrical properties between the two materials (to 
be discussed in the next section) must therefore be due to the incorporated nanometer 
pores. 
 
7.3 Leakage Current Mechanisms 
 
The intrinsic electrical breakdown and leakage current characteristics of dielectrics are 
predominantly determined by the conduction mechanisms. In this section, we 
investigate the nature of electrical conduction in the LK and ULK films by modeling 
the leakage current characteristics in accordance with well-known conduction 
mechanisms. 
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Figure 7.5 shows the typical leakage current characteristics of the LK and ULK 
films, obtained using mercury probe. The ULK has a lower breakdown strength (~ 3.2 
MV/cm) compared to that of the LK (~ 4.2 MV/cm). Interestingly, however, the ULK 
exhibits a leakage current density nearly 2 orders of magnitude lower than the LK. 
Electrical conduction in polymers is commonly through a backbone structure that has 
delocalized -electrons along the chain, such as that consisting of alternating 
double/single bonds [15]:  
 
(7.2) 
In such a chain structure, the C-C and C=C bond lengths are unequal, causing -
electron localization around the double bond and a band gap of around 2 eV, making 
the polymer semi-conducting [16]. In contrast, for a saturated -electron bonded 
carbon chain of the form: 
 
(7.3) 
a substantial band gap results, producing an insulating structure [17]. 
For the case of the ULK, the lower concentration of C=C bonds possibly 
accounts for the lower electrical conductivity compared to its dense analog. In 
addition, the incorporation of insulating nanometer pores in the ULK reduces the 
effective conduction paths through the host matrix per unit area, thereby lowering the 




Figure 7.5. Comparison of leakage currents and breakdown 
fields of LK and ULK films. ULK exhibits lower leakage 
current density and breakdown strength. 
 
Figure 7.6 shows that the leakage current curve of the LK can be linearized and 


















where J denotes the current density, A* is the Richardson constant, T is the absolute 
temperature, q is the electronic charge, B the potential barrier at the metal/dielectric 
interface, E the electric field in the dielectric, i the dielectric constant and kB the 
Boltzmann constant. From the slope of the linearized curve, a dielectric constant of 
2.73 is obtained. This value is close to that (k = 2.7) measured by C-V mercury probe 
measurements and indicates that the dominant conduction mechanism is indeed 
Schottky emission, whereby electrons from the cathode overcome the metal/dielectric 
energy barrier before being emitted into the dielectric. However, linearizing the 
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leakage current curve in accordance with the Poole-Frenkel emission equation, 

















does not yield a reasonable dielectric constant. Poole-Frenkel emission is the field-
enhanced excitation of trapped electrons into the conduction band of the dielectric and 
it usually manifests at high fields. The absence of this conduction mechanism indicates 
that bulk traps, if any, are insignificant in the LK. 
 
Figure 7.6. Plot of ln(J) as a function of E1/2 for LK, showing 
good fit with Schottky emission characteristics up to 
breakdown field. 
 
For the ULK, the electrical perturbation at ~2 MV/cm and gradual saturation of 
leakage current beyond 2.5 MV/cm (as shown in Figure 7.5) hint of different 
conduction mechanisms dominating at different electric field regimes. By plotting the 
leakage current curve as ln(J) versus E1/2 (Figure 7.7),  a linear region corresponding to 
Schottky emission is obtained up to 1.3 MV/cm. At higher fields (1.3 to 2.3 MV/cm), 
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Poole-Frenkel emission dominates (Figure 7.8). In both the Schottky and Poole-
Frenkel emission curves, the respective slopes yield the dielectric constants of 2.26 and 
2.21, close to that of 2.2 obtained from C-V measurements. 
 
Figure 7.7. ln(J) versus E1/2 curve for ULK, showing 
Schottky emission characteristics at low fields. 
 
Figure 7.8. ln(J/E) versus E1/2 curve for ULK, showing 




Beyond 2.3 MV/cm until dielectric breakdown, space-charge-limited conduction 
dominates, as shown in Figure 7.9. This mechanism, valid for “thick” films, is 







VJ 	  (7.6) 
where J is the current density,  the dielectric constant,  the carrier mobility, V the 
applied electrical bias and d the dielectric thickness. When a charge has been injected 
into the bulk from the electrode under high fields, it becomes trapped in the trap 
centers of the dielectric. A space charge thereby builds up at the electrode and 
throughout the bulk, restricting further movement of the charge [16]. The existence of 
Poole-Frenkel and space-charge-limited emissions in the ULK and the lack thereof in 
the LK, show that the introduction of nanometer pores indeed creates traps in the bulk 
dielectric which alter the overall conduction characteristics.§ 
 
Figure 7.9. Plot of J as a function of E2 for ULK, showing 
space-charge-limited conduction at high fields prior to 
dielectric breakdown. 
                                               
§
 The charge-trapping properties are further investigated in the next chapter, using electrostatic force 
microscopy (EFM). 
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7.4 Dielectric Breakdown 
 
The introduction of traps due to the nanometer pores can have important reliability 
considerations in time-dependent dielectric breakdown (TDDB) physics, based on 
percolation theory [19,20]. When a chemical bond breaks, an associated defective 
(percolation) cell is generated and the electronic wavefunction describing the defective 
cell is assumed to be sufficient to permit wavefunction overlap with adjacent defective 
cells [21,22]. Electrical breakdown occurs when a single column of defective cells 
connecting the electrodes is generated. When such a conducting path is formed, the 
electrical energy stored in the capacitor, CV2/2, discharges through this path, raising 
the local temperature, melting the material and eventually leading to a hard dielectric 
breakdown. For the case of the ULK, the intrinsic traps act as defective cells at time-
zero. These traps can increase the probability of generating a percolation path and 
consequently aggravating the TDDB performance compared to its dense analog, LK. 
For voltage-ramped dielectric breakdown, an explanation for the comparatively 
lower breakdown strength of the ULK is hereby proposed, using the equation for 
electric displacement, D: 
 ED 	  (7.7) 
where  is the permittivity and E is the electric field. Since the permittivity of the 
nanometer pore p (= 1.01) is lower than that of the host matrix LK (= 2.7), the electric 
field Ep within the pore will be greater than the field ELK in the surrounding medium. 
We first take the simplified case of evenly-distributed pores of infinite longitudinal 
length in the LK medium such that D is orthogonal to the plane of the pore wall, as 




Figure 7.10. Simplified schematic diagram of equally-spaced 
pores of infinite longitudinal length embedded in host matrix 
(LK). D is the electric displacement, LK and p are the respective 
permittivities of the LK and pores, dLK is the distance between 
alternate pores and dp is the pore thickness. 
 








  (7.8) 



























where dp is the thickness (diameter) of the pore. If we further assume that electrical 
breakdown occurs when the LK-based pore walls experience a breakdown field (Ep) of 
4.2 MV/cm, then for the typical pore diameter (dp) of 10 nm and dLK = 50 nm (to 














pore walls will occur at VLK/dLK = 2.1 MV/cm. However, the mercury probe registered 
a breakdown strength of 3.2 MV/cm for the ULK, much higher than that predicted. 
This simplified model may have exaggerated the electric field enhancement in the 
nanometer pores. 
To obtain a more realistic estimate, the device simulation program, MEDICI, was 
employed. In this simulation, a nominal external field of 0.33 MV/cm was applied on a 
porous medium containing a circular pore of diameter 10 nm, as shown in Figure 7.11. 
The values of 2.7 and 1.01 were used as the permittivities of the host matrix and pore 
respectively. From the simulation, the electric field within the pore was found to be 
enhanced uniformly up to 1.35 times from the pore center to pore wall (Figure 7.11). 
This predicts a dielectric strength of (4.2/1.35) = 3.1 MV/cm for the ULK and is in 
close agreement with that (3.2 MV/cm) measured using mercury probe. The enhanced 
field degrades the overall breakdown strength by accelerating bond breakage at the 
pore walls and giving rise to a premature breakdown path from the anode to cathode 
during the voltage ramp. 
 
 
Figure 7.11. MEDICI simulation of enhanced electric fields in 




Figure 7.12. Simulated field enhancement distribution in and 
around single pore (diameter = 10 nm) in ULK. A field 





Although the introduction of nanometer pores in the LK yields the advantage of a 
reduced dielectric constant and leakage current density, it leads to the generation of 
dielectric traps and enhanced electric fields within the pores. The enhanced field 
accelerates the breakdown of the pore walls in the ULK and leads to a lower effective 
dielectric strength compared to the dense, non-porous analog. It is evident that in any 
porous ultra-low-k material, field enhancement within the pores is an inevitable 
outcome of the fundamental law of physics. However, the long-term electrical 
reliability can possibly be improved if the pore-generation process is optimized such 
that bulk traps are not inadvertently introduced into the host matrix material. 
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8. Charge-Trapping as Revealed 




“Traditional device characterization such as capacitance-voltage (C-V) 
measurements can give only macroscopic device information which 
represents the averaged property over an area but not the local variation in 
nanometer scale. With the EFM techniques, local electrical properties of the 
dielectric films and the distributions of trapped charges can be obtained in 
nanometer resolution.” [1] 
Chi Yung Ng et al. 




The aggressive technological scaling in recent years has led to increased device 
densities (dimensional reduction) and reduced voltages for improved 
performance/power ratios. This inevitably resulted in less electrical charge in the data 
storage nodes and therefore a lower device threshold voltage. For the intermetal 
dielectrics (IMD) which are the insulators among the interconnect lines, it is of 
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paramount importance that they do not retain electric charges after being subjected to 
electric fields which can be as high as 0.5 MV/cm during normal operation [2], and 
especially during an electrostatic discharge (ESD) event, whereby the short-term 
discharge can easily exceed 2000 V [3,4]. This is because the retained charges can 
become an external source of electrical noise and lead to random, “soft” errors or 
corruption of data in the electronic system. 
In this chapter, we use the electrostatic force microscopy (EFM) technique to 
inject and detect charges in the IMD films. This is a potentially fast and powerful 
technique to detect any undesirable charge-retention properties of the low-k materials 
when subjected to high electric fields. 
 
8.2 EFM Principles 
 
The EFM, a variant of atomic force microscopy (AFM), is sometimes referred to in the 
literature as electric force microscopy or kelvin probe force microscopy [5-7]. It can be 
used for the simultaneous measurement of topography (AFM mode) and local surface 
potential distribution (EFM mode) [8-11]. Measurements are taken in two passes (each 
consisting of one trace and one retrace) across each scanline, as illustrated in Figure 
8.1. First, topographical data is taken in tapping mode on one trace and retrace. The 
metallized cantilever tip is then raised to the defined scan height z, and a second trace 
and retrace performed while maintaining a constant separation between the tip and 
local surface topography. During this second pass, the cantilever tip is biased at a 
voltage VEFM with respect to the substrate and the resonance frequency shift f from 
the nominal value f0 is recorded. This shift is due to the electrostatic interaction of the 
tip with the sample surface and recorded as a function of the tip position. The data is 
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then translated to the long-range electrostatic (Coulomb) force gradient felt by the tip 
and this is proportional to the charges Q on the film surface directly below the tip [12]. 
The acquired, interleaved (line-by-line) scanned data from both passes eventually form 
the topological (AFM) and spatial electrostatic force (EFM) maps. 
 
 
Figure 8.1. Principles of EFM: (1) Surface topography measured on 
first scan; (2) Cantilever lifted to defined scan height, and (3) 
Cantilever follows stored surface topography at the lift height above 
sample while responding to electric influences on second scan. 
 
8.3 Experimental Setup 
 
The low-k materials used in our experiments are: (a) the dense aromatic hydrocarbon 
polymer (LK) with a k-value of 2.7; (b) the porous analog of the hydrocarbon polymer 
(ULK) with a k-value of 2.4; and (c) the porous, silica-based methyl-silsesquioxane (p-
MSQ) with a k-value of 2.4. All three materials were deposited using the spin-on 
method and details of the chemical nature of these materials can be found in Chapter 7 
and Appendix A. These materials had thicknesses ranging from 200-300 nm and were 
deposited directly on p-Si substrates. 
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The EFM studies were performed at room temperature under ambient conditions, 
using the Veeco/Digital Instrument Dimension 3000 Scanning Probe Microscope 
(SPM). Charges were injected into the samples by making surface contact with the 
EFM tip and applying a -12 V bias (equivalent to an electric field of 0.4 to 0.6 MV/cm) 
to the tip for 20 sec. Topological (AFM) data were obtained using tapping mode during 
the first pass and the electrostatic force (EFM) data obtained during the second pass 
using non-contact scanning mode. A sensing voltage of -8 V at the EFM tip and z 
height of 50 nm were used. 
 
8.4 Results and Discussion 
 
Figure 8.2 shows the AFM and EFM images of the dense hydrocarbon polymer LK 
before and after charge injection. The AFM images (before and after the charging) 
appear to be similar, indicating that the topological data was well-resolved without any 
distortion from the interleaving EFM mode. The EFM images appear to be relatively 
uniform in luminescence intensity; no bright spot at the injection location appear after 
charging. This indicates that the LK did not trap charges after the charge injection. 
Its porous analog ULK, however, exhibited negative charge trapping properties. 
This is evident in Figure 8.3, which shows a bright spot appearing in the EFM image 
after charging. The spot, which measured approximately 150 nm in diameter, did not 
increase in size during the second acquisition (about 10 min after the first). This shows 
that the charges are localized to the area of injection and resistant to dissipation in the 
ULK. 
In the previous chapter, conduction mechanism modeling indicated that the ULK 
contain bulk traps, whereas the LK does not; here, the EFM results obtained for the 
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ULK and LK confirm the postulation. However, the electrical and EFM experiments 
conducted on these two materials are unable to reveal whether the traps (and trapped 
charges) are due mainly to the physical presence of the pores incorporated into the host 
matrix. In other words, does the mere presence of air-filled pores induce charge-
trapping, regardless of the host matrix? The answer to this question is of paramount 
importance in terms of electrical reliability and would have serious implications to the 






Figure 8.2. EFM images of LK: (a) before charging, and 













Figure 8.3. EFM images of ULK: (a) before charging; (b) after 
charging, first acquisition, and (c) after charging, second 









To investigate the possible effect of the incorporated pores on charge-trapping, a  
similar EFM experiment was conducted on the silica-based porous methyl-
silsesquioxane (p-MSQ). Figure 8.4 shows the AFM and EFM images obtained for the 
p-MSQ before and after charging. Evidently, no bring spot appeared after charge 
injection into the porous material, indicating that p-MSQ, despite its porosity, is 






Figure 8.4. EFM images of p-MSQ: (a) before charging and 
(b) after charging. No charge retention observed. 
 
From the above results, we can deduce that the incorporated nanometer pores are 




the respective pore-generation process created trap centers within the bulk of the LK, 




We have shown that even at typical operational voltages (~ 0.5 MV/cm), charges can 
be injected into and become trapped in the ULK. These charges can contribute to 
electrical noise in the electronic system. However, no charge-trapping is evident in 
porous MSQ. This study highlights the importance of the chemical compatibility of the 
porogen and pore-generation process with the low-k host matrix material—without 
optimization, bulk traps can be unintentionally introduced and this will be detrimental 
to the long-term electrical reliability of the IMD. We have also demonstrated that the 
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9. Summary and Future Work 
 
 
“In assessing the Interconnect roadmap as a whole, however, it still becomes 
almost entirely ‘red bricks’ (red = ‘no known solution’) by the end of the 
decade. No new discoveries or major breakthroughs have occurred in the 
year since closing the 2003 roadmap to change the outlook.” 
International Roadmap for Semiconductors, 2004 Edition 




The driving force of technology will undoubtedly continue to demand even smaller 
feature sizes, larger number of metal layers and lower effective k-values in Cu 
interconnect systems. However, the implementation of a complex, manufacturing-
worthy Cu/low-k interconnect system is non-trivial. This is largely due to the plethora 
of reliability issues, both mechanical and electrical, which has beset and delayed the 
implementation of Cu/low-k interconnects. 
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The principal work in this thesis attempts to address the electrical reliability 
issues of Cu/low-k interconnects by introducing a remnant hardmask (referred to as the 
buried capping layer or BCL) into the damascene structures. The BCL is implemented 
with the following motivations and objectives: 
(i) There must be significant improvement in electrical reliability of the 
Cu/low-k interconnect structures, in terms of leakage current, effective 
breakdown strength and TDDB lifetime; 
(ii) Fabrication must be commercially viable, without significant impact to 
existing processes (in particular, CMP); 
(iii) The gain in electrical reliability must not be offset by any significant 
degradation in the effective k-value of the IMD stack, and 
(iv) The implementation methodology must be extendible to next-generation, 
ultra-low-k dielectrics. 
To this end, these have been achieved in the following ways: 
(i) In Cu/SiOCH interconnect structures, the BCL serves to withstand the 
enhanced electric fields at the metal corners, resulting in the reduction of 
leakage currents by 1 order of magnitude and improvement of the effective 
breakdown strength by a factor of 1.5 to 2. The BCL also acts as a physical 
barrier against the effects of PRS and CMP, thereby preventing traps-
generation in the IMD. In terms of TDDB, the incorporation of a thin (100-
) BCL extends the lifetime beyond 10 years when extrapolated to the 
operating conditions of 105 ºC and 0.5 MV/cm, whereas a thicker (800-) 
BCL initiates Ta barrier rupture due to thermomechanical stress and 
degrades lifetime performance. For the first time, three distinctively 
different failure mechanisms of structures with and without BCL are 
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identified: Cu+ drift into the bulk SiOCH, along the capping layer/SiOCH 
interface and through the ruptured Ta barrier into the BCL. 
(ii) The BCL is incorporated into the IMD stack without significant changes to 
the CMP process. In our experiments, the initial hardmasks of thicknesses 
of 1 and 1.5 k were first deposited. Using the same CMP recipe, the 
hardmasks were subsequently planarized to the required thicknesses of 100 
and 800  without any changes to the slurry, pad or polishing time. In 
addition, the use of the hardmasks yields much better CD control and near-
vertical trench sidewalls during patterning. 
(iii) In Cu/SiOCH interconnect structures, the 100- BCL has minimal impact 
(1-4% degradation) to the effective k-value of the IMD stack; the thicker, 
800- BCL, however, increased the k-value unacceptably by 10-15%. 
(iv) Although this work is based on the denser SiOCH material, the concept of 
using the BCL to improve the electrical reliability of porous ultra-low-k 
systems is still applicable; the thickness of the BCL may differ to cater to 
the different IMD stack composition, but the methodology of fabrication, 
optimization and reliability evaluation remains largely similar. 
 
9.2 Future Work 
 
Structural improvement to interconnects using the BCL is hitherto a neglected but 
potentially promising technique to alleviate the electrical reliability issues. The concept 
can be extended to integrated ultra-low-k (porous) materials, which will almost 
certainly require hardmasks during the patterning processes. In addition, 
electromigration studies on structures with and without BCL (as well as with different 
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BCL thicknesses) can be conducted to investigate any possible benefits of the BCL on 
electromigration lifetimes, especially in the possible alleviation of Cu extrusions at the 
anode end of the metal line. It is hoped that, in the near future, BCL engineering will 
become a major force in resolving one or more of the “red bricks” anticipated in the 




A. In-situ FTIR Spectroscopy 
 
 
“Infrared spectroscopy is an important field of chemical analysis. Anyone 
interested in identifying the components or measuring the concentration of 
molecules in a sample should become familiar with this technique.” [1] 
Brian Smith 




Fourier transform infrared spectroscopy (FTIRS) is a thin-film characterization 
technique based on the measurement of the amount of infrared radiation absorption as 
a function of molecular vibrational energy. Specific molecular vibrations give rise to 
absorption peaks which have intensities proportional to the amount of change in 
electric dipole moment of the chemical (molecular) group [1]. 
In this work, we develop the technique of in-situ FTIRS to understand the effect 
of externally applied electric field on the chemical bonds of dielectric materials. We 
use an ultra-low-k material, porous methyl-silsesquioxane (p-MSQ), as test vehicle 
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because of its inherently lower breakdown strength; any effect from externally applied 
electric field on the chemical bonds would therefore be manifested easily. 
Porous MSQ is a spin-on polymer based on the Si-O-Si backbone structure. It has 
CH3, OH and H bonded to Si as terminating groups as well as C-O as bridging groups. 
The generic chemical structure of p-MSQ, which can be a mixture of the ladder, cage 

















Figure A.1. Structural forms of p-MSQ: (a) ladder; 
(b) cage; (c) random. ‘R’ refers to the methyl group, 
CH3. 
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A.2 Experimental Setup 
 
The experimental setup consisted of two silver electrodes spaced ~ 500 µm apart on a 
200-nm thick p-MSQ film. One of the electrodes was grounded while electrical bias 
was applied to the other electrode such that fringing fields penetrated the dielectric 
between them. The infrared beam was focused in-between the electrodes and FTIR 
analysis conducted in ambient air at room temperature, using the Nicolet 760 FTIR 
spectrometer attached with the Nic-Plan microscope and MCT/A IR detector. An 
aperture was used to limit the focused IR beam size to a diameter of 100 m. Data was 
collected in transmission mode with the angle of incidence at 90° to the plane of the 
film surface. The electrical bias was applied incrementally at 2 V per step, with the 
FTIR analysis conducted at every step and the same position, up to 30 V. The electrical 
bias was then removed and a final FTIR analysis conducted to determine any post-
stress effect on the chemical bonds of the dielectric. A schematic diagram of the 
experimental setup as simulated using MEDICI (not to scale) is shown in Figure A.2. 
 
 
Figure A.2. Schematic diagram of experimental setup 
(as simulated using MEDICI) showing electric field 
lines penetrating the bulk of the p-MSQ film under test. 
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A.3 Results and Discussion 
 
Figure A.3 shows the FTIR spectra as the bias was gradually increased from 0 to 30 V 
and back to 0 V. No significant differences in the spectra are observed for the pre- and 
post-stress conditions, as shown in (a) and (d) respectively. This indicates that the 
applied electric field (~ 0.6 kV/cm at maximum) was too weak to cause any permanent 
bond breakage, the collected data was not adulterated by contaminations (such as 
diffused silver from the electrodes) during electrical stress, and hydrolysis of the Si-O-
Si bonds (due to reaction with ambient water vapor) was insignificant. 
 
Figure A.3. FTIR spectra of p-MSQ film when bias was 
ramped from (a) 0 V, through (b) 16 V to (c) 30 V and back to 
(d) 0 V. Spectra in regions 1250-950 and 900-700 cm-1 become 
increasingly convoluted with applied bias. 
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During the voltage ramp, however, as shown in (b) and (c), peaks in the region 
1250-700 cm-1 became increasingly convoluted while the weak peak at 949 cm-1, 
which corresponds to Si-O stretching in the silanol group [1], increased in intensity. 
Peak intensity is proportional to (/x)2, where  is the dipole moment of the atoms 
involved and x the bond distance [1]. Hence, the latter increase in peak intensity 
indicates that the silanol groups were easily affected by external field. On the other 
hand, the peaks at around 2973 and 1280 cm-1, which correspond respectively to 
asymmetric stretching and symmetric bending of C-H bonds in methyl (CH3) groups 
attached to Si [2-7], remained unchanged. Externally applied electric field therefore 
has a surprisingly minimal effect on the terminating CH3 groups. Due to the 
complexity of the FTIR spectra, they will be analyzed (deconvoluted using Origin 7) 
by partitioning into two distinct regions: 1250-950 (Figure A.4) and 900-700 cm-1 




Figure A.4. Deconvoluted FTIR peaks in the region 1250-950 cm-1 with (a) 0 






Figure A.5. Deconvoluted FTIR peaks in the region 900-650 cm-1 with (a) 0 V; 
(b) 30 V applied across the electrodes. 
 
Table A.1. FTIR peak assignments. =stretching, =bending, =rocking, 
a=antisymmetric and s=symmetric. ‘Me’ refers to the methyl group, CH3. 
Wavenumber (cm-1) Vibration Mode Remarks 
0 V 30 V   
2973 2973  C-H3 sp3 CH3 
1280 1280 s C-H3 SiMex 
1193 1183  C-O  
1159 1153 a Si-O-Si Si-O-Si angle > 144º 
- 1134  Si-O-Si Cage 
1105 1090 a Si-O-Si Si-O-Si angle ~ 144º 
1041 1066 	 C-O  
1014 1026 a Si-O-Si Si-O-Si angle < 144º 
949 949  Si-O Silanol Si-O 
- 890  Si-C, s CH3 SiMe2 
- 852  Si-C, a CH3 SiMe3 
839 837  H-Si-O Network smaller angle 
799 808  Si-C, a CH3 SiMe2 
778 784  Si-C, 
 CH3 SiMe1 
765 769  Si-C,  CH3 





729 730 s Si-O-Si  
- 713 s Si-O-Si  
 
We shall first analyze the FTIR spectrum of the pre-stressed (0 V) state. Figure 
A.4(a) shows the deconvoluted spectrum in the region 1250-950 cm-1. The peaks 
centered at 1193 and 1041 cm-1 are assigned to the stretching of C-O bonds [1]. Those 
at 1159, 1105 and 1014 cm-1 are attributed to asymmetric stretching of Si-O-Si bonds 
having bond angles > 144°, ~ 144° and < 144° respectively [2,8-10], with an integrated 
peak area ratio of 0.12:1.00:0.12. The angle of 144° is that reported for dense 
stoichiometric thermal silicon oxides [2] and hence from the peak area ratio, we can 
deduce that the terminating, space-occupying CH3 groups introduce strain to the 
backbone Si-O-Si tetrahedral structure. This strain is partly responsible for the 
inherently lower breakdown strength of p-MSQ, compared to thermally grown oxides. 
The deconvoluted spectrum in the region of 900-700 cm-1, as shown in Figure 
A.5(a), consists of 3 peaks centered at 799, 778 and 765 cm-1 which correspond to Si-C 
stretching and CH3 rocking in Si(CH3)1-3 [2,4,6]. Another peak centered at 839 cm-1 
corresponds to H-Si-O bending [2,11] which shows that part of the Si-O-Si network is 
terminated by hydrogen. In addition, a small peak at 729 cm-1 indicates some degree of 
symmetric stretching in the backbone Si-O-Si [2,12].  
We shall now discuss how the externally applied electric field affects these 
chemical bonds in p-MSQ. Figure A.4(b) shows the deconvoluted FTIR spectrum in 
the region of 1250-950 cm-1 when the p-MSQ film was electrically excited at 30 V. 
The peak areas for the C-O stretching modes (1183 and 1066 cm-1) remained 
unchanged, compared to those of the pre-stressed (0 V) state. This shows that electric 
field has relatively minimal effect on the C-O bonds, possibly due to the relatively high 
bond strength of C-O compared to the other bonds in the film [13], as listed in Table 
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A.2. However, the peak area ratio corresponding to Si-O-Si bonds of angles > 144°, ~ 
144° and < 144° (centered at 1153, 1090 and 1026 cm-1 respectively) has changed 
drastically to 0.52:1.00:1.11. This indicates that the strain in the Si-O-Si backbone was 
greatly exacerbated by the applied electric field, making the Si-O bond susceptible to 
breakage. In addition, the manifestation of the peak at 1134 cm-1 indicates that the less 
stable Si-O-Si cage structure [2,3,9,11] was also greatly affected and susceptible to 
breakage. 
 
Table A.2. Typical bond strengths of 
diatomic molecules (Ref.13). 





Si-H  299 
 
Figure A.5(b) shows the deconvoluted spectrum in the wavenumber region of 
900 to 700 cm-1 under the electrical bias of 30 V. The 3 peaks (808, 784 and 769 cm-1) 
corresponding to Si-C stretching and CH3 rocking in Si(CH3)1-3 are still prevalent. 
However, the small peak at 729 cm-1 for the pre-stressed state evolved drastically into 
2 intense peaks (730 and 713 cm-1) which correspond similarly to Si-O-Si symmetric 
stretching [2,8,12]. This shows that Si-O-Si bonds were indeed greatly strained by the 
external field and became susceptible to breakage. The new peaks which appeared at 
890 and 852 cm-1 indicate that the electric field introduced rocking of the CH3 groups 
in Si(CH3)2 and Si(CH3)3 respectively [2,4,6,14]. However, the peak at 837 cm-1, which 
corresponds to H-Si-O bending, had diminished. This is possibly due to increased 
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steric hindrance of the Si-H terminal group when the strain in the Si-O-Si network was 
in a heightened state. 
The above results and methodology provide molecular evidence for the 
degradation mechanism associated with time-dependent dielectric breakdown (TDDB). 
Under the thermochemical model [15-20], dipoles with a component anti-parallel to 
the externally applied field have a significantly higher energy compared to those 
parallel to the field. The dielectric is then under unstable thermodynamic equilibrium. 
If not for the constraining forces of the lattice, those dipoles oriented anti-parallel to 
the field would flip to the parallel state. However, unlike in the gaseous state, dipole 
flipping in the solid state is expected to occur at a relatively low rate and can occur 
only via bond breakage. This is believed to give dielectric breakdown its time-
dependent characteristics. Final breakdown occurs when the broken bond sites create a 
percolation path from the anode to cathode, resulting in a rapid rise in current, severe 
Joule heating and consequently a thermal runaway condition. Using in-situ FTIRS, we 
have found the possible precursors of dielectric breakdown in p-MSQ to be the 




In this study, we used in-situ FTIRS to demonstrate, for the first time, a direct 
correlation between chemical bond changes and electric field. Distortions in the 
chemical bonds during electrical stress were easily tracked by observing changes in the 
peak intensity and peak area ratio of the observed deconvoluted spectra. In p-MSQ, the 
possible precursors of field-induced dielectric breakdown were identified as the 
breakage of Si-OH and Si-O bonds. The in-situ FTIRS complements the 
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thermochemical model and is a potentially powerful technique for understanding the 





1. Brian C. Smith, Infrared Spectral Interpretation: A Systematic Approach (CRC 
Press, New York, 1999). 
2. A. Grill and D. A. Neumayer, “Structure of low dielectric constant to extreme 
low dielectric constant SiCOH films: Fourier transform infrared spectroscopy 
characterization,” J. Appl. Phys., vol. 94, no. 10, pp. 6697-6707 (2003). 
3. A. Grill, “Plasma enhanced chemical vapor deposited SiCOH dielectrics: from 
low-k to extreme low-k interconnect materials”, J. Appl. Phys., vol. 93, no. 3, pp. 
1785-1790 (2003). 
4. C. Rau and W. Kulisch, “Mechanisms of plasma polymerization of various 
silico-organic monomers,” Thin Solid Films, vol. 249, no. 1, pp. 28-37 (1994). 
5. H. G. Pryce Lewis, D. J. Edell, and K. K. Gleason, “Pulsed-PECVD Films from 
hexamethylcyclotrisiloxane for use as insulating biomaterials,” Chem. Mater., 
vol. 12, pp. 3488-3494 (2000). 
6. T. R. Crompton, The Chemistry of Organic Silicon Compounds, edited by S. 
Patai and Z. Rappoport, pp. 416-421 (Wiley, New York, 1989). 
7. D. C. McKean and I. Torto, “Infrared studies of SiH bonds and the structures of 
methylsilylamines and ethers,” Spectrochim. Acta Part A, vol. 49, no. 8, pp. 
1095-1104 (1993). 
8. P. Bornhauser and G. Calzaferri, “Normal coordinate analysis of H8Si8O12,” 
Spectrochim. Acta Part A, vol. 46, no. 7, pp. 1045-1056 (1990). 
9. M. J. Loboda, C. M. Grove, and R. F. Schneider, “Properties of a SiOx:H thin 
films deposited from hydrogen silsesquioxane Resins,” J. Electrochem. Soc., vol. 
145, no. 8, pp. 2861-2866 (1998). 
150 
10. P. G. Pai, S. S. Chao, Y. Takagi, and G. Lucovsky, “Infrared spectroscopic study 
of SiOx films produced by plasma enhanced chemical vapor deposition,” J. Vac. 
Sci. Technol. A, vol. 4, no. 3, pp. 689-694 (1986). 
11. M. G. Albrecht and C. Blanchette, “Materials issues with thin film hydrogen 
silsesquioxane low-k dielectrics,” J. Electrochem. Soc., vol. 145, no. 11, pp. 
4019-4025 (1998). 
12. C. Marcolli and G. Calzaferri, “Vibrational Structure of Monosubstituted 
Octahydrosilasesquioxanes,” J. Phys. Chem. B, vol. 101, no. 25, pp. 4925-4933 
(1997). 
13. Handbook of Chemistry and Physics, 81st ed., edited by D. R. Lide, pp. 9-52 
(CRC, Boca Raton, FL, 2001). 
14. H. G. Pryce Lewis, T. B. Casserly, and K. K. Gleason, “Hot-filament chemical 
vapor deposition of organosilicon thin films from hexamethylcyclotrisiloxane 
and octamethylcyclotetrasiloxane,” J. Electrochem. Soc., vol. 148, no. 12, pp. 
F212-F220 (2001). 
15. J. W. McPherson and D. A. Baglee, “Acceleration Factors for Thin Gate Oxide 
Stressing,” Proc. International Reliability Physics Symposium, pp. 1-5 (IEEE, 
Piscataway, NJ, 1985). 
16. J. W. McPherson and D. A. Baglee, “Acceleration Factors for Thin Oxide 
Breakdown,” J. Electrochem. Soc., vol. 132, no. 8, pp. 1903-1908 (1985). 
17. J. W. McPherson, “Stress Dependent Activation Energy,” Proc. International 
Reliability Physics Symposium, pp. 12-18 (IEEE, Piscataway, NJ, 1986). 
18. J. McPherson and H. Mogul, “Underlying Physics of the Thermo-Chemical E 
Model in Describing Low-Field Time-Dependent Breakdown in SiO2 Thin 
Films,” J. Appl. Phys., vol. 84, no. 3, pp. 1513-1523 (1998). 
151 
19. J. McPherson, R. Khamankar, and A. Shanware, “Complementary model for 
intrinsic time-dependent dielectric breakdown in SiO2 dielectrics,” J. Appl. Phys., 
vol. 88, no. 9, pp. 5351-5359 (2000). 
20. J. McPherson, J-Y. Kim, A. Shanware, and H. Mogul, “Thermochemical 
description of dielectric breakdown in high dielectric constant materials,” Appl. 
Phys. Lett., vol. 82, no. 13, pp. 2121-2123 (2003). 
